A Novel Integrated DC/AC Converter With High Voltage Gain Capability for Distributed Energy Resource Systems

Ching-Tsai Pan, Member, IEEE, Ming-Chieh Cheng, Student Member, IEEE, and Ching-Ming Lai, Member, IEEE

Abstract—In this paper, a novel high voltage gain single-stage dc/ac converter is proposed for distributed energy resources. A flyback-type auxiliary circuit is integrated with an isolated Cukderived voltage source inverter to achieve a much higher voltage gain. It is seen that through this integration, the capacitors of the flyback and the Cuk circuits are paralleled for charging and in series for discharging automatically. Due to the capacitive voltage dividing, the dc-side switch voltage stress can be reduced and the losses can be reduced as well. Besides, the low influence of coupling coefficient of flyback-type auxiliary circuit on the inverter characteristic renders the proposed inverter design rather flexible and easy. Steady-state characteristics, performance analysis, simulation and experimental results are given to show the merits of the proposed integrated inverter. Finally, based on the same integration concept, a family of different topologies is also presented for reference.

Index Terms—Ćuk-derived voltage source inverter (VSI), distributed energy resource (DER), high voltage gain, single-stage inverter.

I. INTRODUCTION

R ECENTLY, public concern about global warming and climate change has caused much efforts being devoted to the development of environment friendly distributed generation (DG) technologies [1]–[3]. In particular, DG resources such as photovoltaic and fuel cell systems have been widely promoted and deployed in many countries. These DG systems are used either to deliver electrical power to the utility grid [4]–[7] or used as stand-alone power supplies in remote areas [8]–[10]. To cope with the applications, battery storage systems or ultracapacitors are often required for achieving stable operation of the DG systems. Since solar cells or fuel cells, batteries, and ultracapacitors are low-voltage dc sources, hence, a high voltage gain dc/ac power conversion interface is essential and many

Manuscript received June 18, 2011; revised August 25, 2011 and October 24, 2011; accepted November 3, 2011. Date of current version February 27, 2012. This work was supported by the National Science Council of Taiwan under Grant NSC-100-2218-E-007-001, and the Ministry of Education under Grant 100N2026E1. Recommended for publication by Associate Editor K. Ngo.

C.-T. Pan and M.-C. Cheng are with the Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan (e-mail: ctpan@ ee.nthu.edu.tw; mjay.cheng@gmail.com).

C.-M. Lai is with the Product Competence Center, Power SBG, Lite-ON Technology Corporation, Taipei, Taiwan (e-mail: pecmlai@gmail.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2011.2176144

dc/ac converter topologies have been proposed and reviewed recently [8], [11]–[36]. Naturally, the simplest way of solution is to use a high turn-ratio isolation transformer. However, this will induce both voltage/current spikes and rather high losses due to the existence of leakage inductance and stray capacitance [37]. As such, a two-stage approach is proposed to solve this problem [7], [9], [10], [12]. Nevertheless, as far as the total system efficiency is concerned, the resulting efficiency of a two-stage dc/ac converter will be degraded. Hence, many single-stage dc/ac converter topologies such as Z-source/modified Z-source [11], [16], [19]–[25], Sepic, Ćuk, or Zeta-derived dc/ac converters are proposed recently [27]–[34]. However, very few existing dc/ac converters can achieve a high voltage gain while maintaining rather good efficiency.

In view of the aforementioned considerations, in this paper, the authors propose a novel high voltage gain single-stage inverter for distributed energy resources (DERs). A flyback-type auxiliary circuit is integrated with an isolated Ćuk-derived voltage source inverter (VSI) to achieve a much higher voltage conversion ratio. It is seen that through this integration, the capacitors of the flyback and the Ćuk circuits are paralleled for charging and in series for discharging automatically. Due to the capacitive voltage dividing, the dc-side switch voltage stress can be reduced, and lower voltage rating devices can be used to further reduce both switching and conduction losses to enhance the conversion efficiency. The proposed inverter indeed achieves a much higher voltage gain than that can be achieved by the conventional isolated Ćuk-derived VSI, making the proposed inverter rather suitable for low-voltage DER applications.

The remaining content of this paper is organized as follows. First, for completeness, a brief review of Ćuk-derived buckboost inverter is given in Section II. The topology and operation principle of the proposed integrated inverter are presented in Section III. Detailed steady-state characteristics are then analyzed in Section IV to show the merits of the proposed inverter. Based on the same integration concept, a family of different topologies is also given in Section V for reference. In Section VI, some simulation and experimental results are also given for verifying the validity of the proposed inverter. Finally, some conclusions are offered in the last section.

II. REVIEW OF A ĆUK-DERIVED SINGLE-PHASE INVERTER

For easy explanation of the proposed single-stage inverter, the conventional Ćuk-derived inverter as shown in Fig. 1 will be briefly reviewed first [27]–[31]. From Fig. 1, one can see

Fig. 1. Ćuk-derived single-phase inverter.



Fig. 2. Equivalent circuits of a Ćuk-derived inverter: when dc-side switch Q is (a) turned ON, and (b) turned OFF.

that this inverter basically belongs to an integration of a boost converter with a full-bridge inverter. One special merit of this inverter is that its output voltage can be either stepped up or down by adjusting the duty ratio of dc-side switch Q.

Since the operation principles of boost and full-bridge inverter are well known, the operation principle of this single-stage inverter can be roughly explained with the following two modes. The first mode is the charging mode as shown in Fig. 2(a) when switch Q is turned ON. During this period, the input energy is stored in inductor L_b at dc-side and the capacitor voltage v_C serves as an equivalent dc input voltage for the full-bridge inverter at the ac-side. The dash line loop at the ac-side only represents one operation mode of the familiar conventional inverter operation modes when v_o is greater than zero. The second operation mode occurs when switch Q is turned OFF as shown in Fig. 2(b). From this equivalent circuit, one can see that the stored energy in L_b is now released to capacitor C. At the same time, the conventional inverter is operated in the free-wheeling mode. It is worth mentioning that, for this inverter, there does not exist the shoot-through problem as that exists in a conventional VSI.

Based on the aforementioned circuit descriptions, the voltage conversion ratio of the inverter can be calculated according to the volt–second balance principle of inductor L_b , and capacitor voltage v_C can be obtained as

$$\frac{V_s}{L} \cdot k = \frac{v_C - V_s}{L} \cdot (1 - k)T_s \tag{1}$$

$$v_C = \frac{1}{(1-k)} \cdot V_s \tag{2}$$

where k and T_s represent the duty cycle of Q and the switching period, respectively.

Since v_C is the voltage across the full-bridge inverter input when switch Q is turned ON, therefore, the peak ac output voltage V_o can be derived as

$$V_o = M v_C = \frac{M}{1-k} \cdot V_s \tag{3}$$

where M represents the modulation ratio of the ac-side singlephase VSI. Although (3) indicates that the Ćuk-derived inverter can theoretically attain an infinite gain, practical parasitic imperfections generally limit its maximum gain to a finite value. Hence, the circuit topology can only operate in a limited range in practical applications and suffer degradation in the overall efficiency [30]–[33].

III. OPERATION PRINCIPLE OF THE PROPOSED INTEGRATED INVERTER TOPOLOGY

In order to achieve a higher voltage gain, a flyback-type auxiliary circuit is integrated with the previous Ćuk-derived inverter [27]–[31] as shown in Fig. 3. From Fig. 3, one can see that the output capacitor of the flyback circuit is placed in series with the secondary side capacitor of Ćuk converter. Also, through this capacitor voltage divider, the voltage stress of dcside switch will be reduced significantly.

The major symbols in Fig. 3 are described as follows. V_s and L_b , respectively, denote the dc input voltage and input inductor; C_p and C_s represent capacitors in the primary and secondary sides of the isolated transformer T_c , respectively. C_f is the secondary energy storing capacitor of the flyback-type auxiliary circuit. Q is the dc-side switch of the proposed inverter, and Q_A , Q_B , Q'_A , Q'_B are the ac-side full-bridge switches. L_o , C_o denote the output filter and R is the output load.

The operation principle can be described by considering the modulation scheme and key waveforms of the proposed high step-up ratio inverter shown in Figs. 4 and 5, respectively.

For sake of simplicity, assume that all the components in Fig. 3 are ideal and under steady-state condition, with exception of the coupling inductor of the flyback-type auxiliary circuit. The coupling coefficient α of transformer T_f is defined as

$$\alpha = \frac{L_m}{(L_k + L_m)}.\tag{4}$$

According to the modulation scheme shown in Fig. 4, the inverter boosts its input voltage to the dc-link voltage by controlling the duty cycle of dc-side switch Q. Depending on the ON/OFF status of the active switches, there are five operation modes. The operating principle of the proposed inverter can be explained briefly as follows.

Mode I: Switches Q, Q'_A , and Q'_B are turned OFF; switches Q_A and Q_B are turned ON. Diodes D_s and D_f are forwardbiased. The corresponding equivalent circuit is shown in Fig. 6(a). Energy stored in boost inductor L_b and the primary side leakage L_k is now released to capacitors in the primary and secondary sides of the isolated transformer T_c . At the same time, the input power is delivered to the secondary side through isolated transformer T_f to charge capacitor C_f . Meanwhile, the



Fig. 3. Circuit configuration of the proposed single-stage inverter.



Fig. 4. Modulation scheme of the proposed inverter.

output power is supplied from the output filter. The corresponding state equations of Mode I can be listed as

$$\begin{cases} L_b \frac{di_{Lb}}{dt} = V_s - v_{Cp} - \frac{v_{Cs}}{N_c} \\ L_p \frac{di_{Lp}}{dt} = \frac{v_{Cs}}{N_c} \end{cases}$$

$$(5)$$

$$\int L_m \frac{di_{Lm}}{dt} = -\frac{v_{Cf}}{N_c}$$

$$L_k \frac{di_{Lk}}{dt} = V_s - v_{Cp} + \frac{v_{Cf}}{N_f} - \frac{v_{Cs}}{N_c}$$
(6)

$$\left(\begin{array}{c} L_{o} \frac{di_{Lo}}{dt} = -v_{Co} \\ C_{p} \frac{dv_{Cp}}{dt} = i_{Lb} + i_{Lk} \\ C_{s} \frac{dv_{Cs}}{dt} = \frac{(i_{Lb} + i_{Lk} - i_{Lp})}{N_{c}} \\ C_{f} \frac{dv_{Cf}}{dt} = \frac{i_{Lm} - i_{Lk}}{N_{f}} \\ C_{o} \frac{dv_{Co}}{dt} = i_{Lo} - \frac{v_{Co}}{R}. \end{array} \right)$$
(7)

Mode II: Switches Q, Q_A , and Q_B are turned ON, Q'_A and Q'_B are turned OFF. Diodes D_f and D_s are reverse-biased. The corresponding equivalent circuit is shown in Fig. 6(b). The magnetizing inductor L_m and input boost inductor L_b are charged by the input voltage source V_s . At the same time, the output power is still supplied from the output filter. The corresponding



Fig. 5. Key waveforms of the proposed converter.

state equations for this operating mode are given as follows:

$$\begin{cases} L_b \frac{di_{Lb}}{dt} = V_s \\ L_p \frac{di_{Lp}}{dt} = -v_{Cp} \end{cases}$$
(9)



Fig. 6. Equivalent circuits for different inverter operating modes. (a) Mode I. (b) Mode II. (c) Mode III. (d) Mode IV. (e) Mode V.

$$\begin{cases}
L_m \frac{di_{Lm}}{dt} = \alpha V_s \\
L_k \frac{di_{Lk}}{dt} = (1 - \alpha) V_s \\
L_o \frac{di_{Lo}}{dt} = -v_{Co} \\
\begin{cases}
C_p \frac{dv_{Cp}}{dt} = i_{Lp} \\
\alpha \frac{dv_{Cs}}{dt} = \alpha
\end{cases}$$
(11)

$$\begin{cases} C_s \frac{dv_{Cf}}{dt} \equiv 0 \\ C_f \frac{dv_{Cf}}{dt} = 0 \\ C_o \frac{dv_{Co}}{dt} = i_{L_o} - \frac{v_{Co}}{R}. \end{cases}$$
(12)

Mode III: Switches Q, Q_A , and Q'_B are turned ON, and Q'_A and Q_B are turned OFF. Diodes D_f and D_s are reverse-biased. The corresponding equivalent circuit is shown in Fig. 6(c). In this mode, i_{Lb} and i_{Lm} are still increasing to store energy in boost inductor L_b and magnetizing inductor L_m , respectively. In addition, capacitors C_s and C_f are connected in series to give a dc-link voltage ($v_{\text{bus}} = v_{Cs} + v_{Cf} + N_c v_{Cp}$) to deliver energy through switches Q_A and Q'_B to the externally connected ac load. The corresponding state equations can be represented as follows:

$$\begin{cases} L_b \frac{di_{Lb}}{dt} = V_s \\ L_p \frac{di_{Lp}}{dt} = -v_{Cp} \end{cases}$$

$$\begin{cases} L_m \frac{di_{Lm}}{dt} = \alpha V_s \\ L_k \frac{di_{Lk}}{dt} = (1 - \alpha) V_s \\ L_o \frac{di_{Lo}}{dt} = v_{Cs} + N_c v_{Cp} + v_{Cf} - v_{Co} \end{cases}$$

$$\begin{cases} C_p \frac{dv_{Cp}}{dt} = -(N_c i_{Lo} - i_{Lp}) \\ C_s \frac{dv_{Cs}}{dt} = -i_{Lo} \\ C_f \frac{dv_{Cf}}{dt} = -i_{Lo} \\ C_o \frac{dv_{Co}}{dt} = i_{Lo} - \frac{v_{Co}}{R}. \end{cases}$$

$$(13)$$

Mode IV: As seen in Fig. 6(d), switches Q, Q'_A , and Q'_B are turned ON, and Q_A and Q_B are turned OFF. Diodes D_s and D_f are reverse-biased. Input boost inductor L_b and magnetizing inductor L_m are charged by the input voltage source V_s . Meanwhile, the ac-side of the inverter enters free-wheeling operation mode, and the output power is supplied from the output filter. The corresponding state equations of the proposed inverter are the same as those for Mode II.

Mode V: As shown in Fig. 6(e), switches Q'_A and Q'_B are turned ON, while Q, Q_A , and Q_B are turned OFF. Diodes D_s and D_f are forward-biased. Energy stored in boost inductor L_b and the primary side leakage L_k is now released to capacitors C_p and C_s . At the same time, partial input power is delivered to the secondary side through isolated transformer T_f to charge capacitors C_f . The ac-side of the inverter remains in free-wheeling operation mode, and the output power is still supplied from the output filter. The corresponding state equations of the proposed inverter are the same as those for Mode I.

IV. ANALYSIS OF STEADY-STATE CHARACTERISTICS

From Fig. 4, one can see that a double-slope carrier signal is chosen for increasing the ripple frequency. Assume T_s is the switching period of dc-side switch Q, k is the duty ratio of Q, and m(t) is the modulation index of the ac-side inverter. It is seen from Fig. 4 that triangles $\triangle ABC$ and $\triangle DEF$ are similar. Hence, one can obtain that the turn-ON period of switch is kT_s , and the corresponding turn-OFF period of Q is $(1 - k)T_s$. It follows from Fig. 4 that the time period of mode I is equal to $(1 - k)T_s/2$. By using the same procedure, one can find that the weighting factors for the remaining four operation modes are [k - m(t)]/2, m(t), [k - m(t)]/2, and (1 - k)/2 in sequence, respectively.

Based on the aforementioned operation modes, the voltage conversion ratio of the proposed inverter can be calculated according to the volt–second balance principle of inductors. The volt–second balance equation for inductor L_b becomes

$$\left(V_s - v_{Cp} - \left(\frac{v_{Cs}}{N_c}\right)\right)(1-k) + V_s(k-M) + V_sM = 0$$
(17)

$$V_s = (1-k)\left(v_{Cp} + \frac{v_{Cs}}{N_c}\right) \tag{18}$$

where M represents the peak value of modulation index m(t) of ac output reference.

The volt–second balance equation for equivalent inductance L_p in the primary side of the isolated transformer can be described as

$$\frac{v_{Cs}(1-k)}{N_c} - v_{Cp}(k-M) - v_{Cp}M = 0.$$
 (19)

It turns out that

$$v_{Cs} = \frac{k}{1-k} N_c v_{Cp}.$$
 (20)

Thus, from (18) and (20), the respective voltages across capacitors C_p and C_s of the proposed inverter can be obtained as follows:

$$v_{Cp} = V_s \tag{21}$$

$$v_{C_s} = \frac{k}{1-k} N_c V_s. \tag{22}$$

Similarly, the volt–second balance equation for inductor L_m becomes

$$\frac{-v_{Cf}(1-k)}{N_f} + \alpha V_s(k-M) + \alpha V_s M = 0.$$
 (23)

As a result, the voltage across capacitor C_f of the proposed inverter can be obtained as

$$v_{Cf} = \frac{\alpha k}{1-k} N_f V_s. \tag{24}$$

The volt–second balance equation for output inductor L_o takes the following form:

$$-v_{Co}(1-k) - v_{Co}(k-M) + (v_{Cs} + N_c v_{Cp} + v_{Cf} - v_{Co})M = 0.$$
(25)

Therefore, the peak ac output voltage can be directly derived as follows:

$$V_{Co} = V_o = M(v_{Cs} + N_c v_{Cp} + v_{Cf}).$$
(26)



Fig. 7. DC-side voltage conversion ratio for different duty cycle k ($\alpha = 1$).



Fig. 8. DC-side voltage conversion ratio versus duty cycle k and coupling coefficient α .

From (21), (22), and (24), the resulting peak ac output voltage can be expressed as

$$V_{Co} = V_o = \left(\frac{1}{1-k}N_c + \frac{\alpha k}{1-k}N_f\right)MV_s.$$
 (27)

Accordingly, the voltage conversion ratio G_V of the proposed inverter becomes

$$G_{V,\text{proposed}} = \left. \frac{V_o}{V_s} \right|_{\text{proposed}} = \left(\frac{1}{1-k} N_c + \frac{\alpha k}{1-k} N_f \right) M.$$
(28)

For convenient comparison, the voltage conversion ratio of the conventional isolated Ćuk-derived VSI is also repeated as follows [27]–[31]:

$$G_{V,\text{conventional}} = \left. \frac{V_o}{V_s} \right|_{\text{conventional}} = \left(\frac{1}{1-k} N_c \right) M$$
 (29)

From (28) and (29), it is seen that an additional voltage gain $\alpha kMN_f/(1 - k)$ can be obtained for the proposed inverter as compared with the conventional isolated Ćuk-derived VSI. The proposed inverter is, therefore, rather suitable for use in those required high step-up ratio applications.

For clearly showing the variation of the dc-side voltage conversion ratio, namely V_{bus}/V_s , with k, N_c , and N_f , the common factor M is not included in Figs. 7–9. Fig. 7 shows the ideal dc-side voltage conversion ratio characteristic as a function of duty



Fig. 9. DC-side voltage conversion ratio versus transformer turn ratio N_f and coupling coefficient α .

cycle k under $\alpha = 1$ condition for both conventional isolated Ćuk-derived VSI and the proposed inverter [27]–[31]. It is seen from Fig. 7 that higher turn ratio N_c and N_f of the proposed converter can also be chosen to obtain even higher voltage gain.

To provide a better understanding of the relationships among the dc-side voltage conversion ratio, duty cycle k, turn ratio N_f , and coupling coefficient α , Fig. 8 provides a 3-D plot of the ideal dc-side voltage conversion ratio as a function of duty cycle k and coupling coefficient α , for both conventional isolated Ćuk-derived VSI and the proposed inverter [27]–[31], respectively. Fig. 9 shows the dc-side voltage conversion ratio versus transformer turn ratio N_f and coupling coefficient α of the proposed inverter. It is seen from Fig. 9 that due to very limited influence of coupling coefficient and other parasitic effects, turn ratio N_f indeed provides a rather flexible design degree of freedom to achieve high voltage gain and renders the inverter design rather easy.

In addition, from the equivalent circuits shown in Fig. 6, the open-circuit voltage stress of dc-side switch Q can be obtained directly as follows:

$$V_{Q,\max} = v_{Cp} + \frac{v_{Cs}}{N_c} = \frac{1}{1-k} V_s.$$
 (30)

For convenient comparison, the dc-side switch voltage stress divided by the dc bus voltage for the proposed inverter and the conventional isolated Ćuk-derived VSI are also provided as follows:

$$\frac{V_{Q,\max}}{V_{\text{bus}}}\Big|_{\text{proposed}} = \frac{1}{N_c + \alpha k N_f}$$
(31)

$$\frac{V_{Q,\max}}{V_{\text{bus}}}\Big|_{\text{conventional}} = \frac{1}{N_c}$$
(32)

Following (31) and (32), the dc-switch voltage stress divided by the dc bus voltage versus duty cycle k under $\alpha = 1$ condition for both inverters is shown in Fig. 10. From Fig. 10, one can see that the proposed inverter can achieve much lower dc-switch voltage stress. As a result, given a proper design, the proposed inverter can adopt lower voltage rating switch to achieve higher efficiency.



Fig. 10. DC-side switch voltage stress for different duty cycle k ($\alpha = 1$).

V. TOPOLOGY VARIATIONS OF THE PROPOSED INTEGRATED INVERTER

The proposed concept can also be applied to other singlephase integrated inverters. Fig. 11 shows some variations for reference. Table I also summarizes the voltage conversion ratios of these topologies. In addition, as seen from Table I, all of these converters can easily achieve high step-up voltage gains by automatically capacitive charging in parallel and discharging in series without increasing dc-side switch voltage stress.

VI. SIMULATION AND EXPERIMENTAL RESULTS

To facilitate understanding the merits and to serve as a verification of the effectiveness of the proposed inverter, a 200 W rating laboratory prototype with the following system specifications is constructed as an example:

- (1) input voltage (dc) V_s : 30 V;
- 2) output voltage (ac) $V_o: 156 V_{(peak)};$
- 3) rated output power $P_o: 200 \text{ W};$
- 4) switching frequency f_s : 40 kHz;
- 5) duty cycle of dc-side switches k: 0.7;
- 6) peak modulation index M: 0.65.

To make the conversion efficiency performance comparison, a conventional isolated Ćuk-derived dc/ac converter with the same power rating and system specification is also constructed. The corresponding circuit parameters of the proposed integrated converter and conventional isolated Ćuk-derived dc/ac converter prototypes are presented in Tables II and III for reference, respectively.

Figs. 12 and 13 show the simulation and experimental waveforms of MOSFET driving signals, diode voltage V_{Df} , and diode voltage V_{Ds} , respectively, from one can see the corresponding operating modes of the proposed converter. To check the validity of (26)–(28), both simulation and experimental results are recorded as shown in Fig. 14. It can be seen that, with the input voltage $V_s = 30$ V, the 156 V peak ac output voltage can be achieved easily with a duty cycle of dc-side switch being equal to 0.7 and a peak modulation index of 0.65. The maximum value of line voltage V_{AB} is about 242 V. It confirms that the dc-link voltage, $v_{bus} = v_C + v_{Cf} + N_c v_{Cp}$, is now boosted to 242 V



Fig. 11. Topology variations for the proposed inverter. (a) Ćuk-derived integrated with *forward-type*. (b) Ćuk-derived integrated with *Sepic-type*. (c) Ćuk-derived integrated with *Zeta-type*. (d) Sepic-derived integrated with *Zeta-type*. (e) Sepic-derived integrated with *flyback-type*. (f) Sepic-derived integrated with *forward-type*. (g) Zeta-derived integrated with *flyback-type*. (h) Zeta-derived integrated with *forward-type*.

 TABLE I

 VOLTAGE CONVERSION RATIOS OF THE VARIATION TOPOLOGIES

Voltage Gain	Integrated single-phase inverters		
Auxiliary Circuits	Ćuk- derived	Sepic- derived	Zeta- derived
<i>flyback</i> -type	$(\frac{1}{1-k}N_c + \frac{\alpha k}{1-k}N_f)M$		
forward-type	$(\frac{1}{1-k}N_c + k \cdot N_f)M$		
Zeta-type	$(\frac{1}{1-k}N_c + \frac{k}{1-k}N_f)M$		
<i>Sepic</i> -type	$(\frac{1}{1-k}N_c + \frac{k}{1-k}N_f)M$		
<i>Ćuk</i> -type	$(\frac{1}{1-k}N_c + \frac{k}{1-k}N_f)M$		

under the discharging mode. In addition, from Fig. 14, it can be seen that the simulation results are in close agreement with the corresponding experimental results. Similarly, to check the correctness of (21)–(24), both simulation and experimental results are made and shown in Fig. 15. From Fig. 15, one can observe that both results are in very close agreement as well. In the proposed topology, voltage across capacitor C_p is charged to 30 V, and voltages across capacitors C_s and C_f are charged to 86 and 118 V, respectively. Both capacitors indeed can share most of the output voltage for reducing the voltage stress of dc-side active switches.

Both simulation and experimental results of dc-side switch voltage are shown in Fig. 16. From Fig. 16, one can observe that the voltage spike of the measured waveform is caused by the leakage inductance of the power transformer T_f when the switch is turned OFF. However, the steady-state voltage stress of the dc-side active switch is about 98 V, which is also very close to that calculated from (30). In addition, it is worth mentioning that the voltage stress is much smaller than the peak value of dc-link voltage and enables one to adopt lower voltage rating devices for reducing the conduction loss as well as switching loss

The measured efficiency of the proposed converter is shown in Fig. 17. For comparison, the measured efficiency of the

Parameters Symbol Value/Part no. Input boost inductor L_b 300µH N_f 1.72 Turn ratio N_c 1.23 $L_{k,Tf}$ 1.2µH Transformer Leakage (T_f, T_c) inductance 1.2µH $L_{k,Tc}$ $L_{m,Tf}$ 500µH magnetizing inductance 800µH $L_{m,Tc}$ DC-side capacitor C_p 33µF/100VAC 560µF/200VDC Energy storing capacitors C_s, C_f Output filter inductor L_o 1mH Output filter capacitor C_o 2.2µF/250VAC IXFH120N20P DC-side switch Q $Q_A, Q_B,$ AC-side switches IXTQ30N60P Q'_A, Q'_B Diodes D_s, D_f 15S2TH06FP

 TABLE II

 CIRCUIT PARAMETERS OF THE PROTOTYPE (PROPOSED DC/AC CONVERTER)

TABLE III CIRCUIT PARAMETERS OF THE PROTOTYPE (CONVENTIONAL ISOLATED ĆUK-DERIVED DC/AC CONVERTER)

Parameters		Symbol	Value/Part no.
Input boost inductor		L_b	225µH
Transformer (T_c)	Turn ratio	N_c	2.46
	Leakage inductance	$L_{k,Tc}$	1.5µH
	magnetizing inductance	$L_{m,Tc}$	876μΗ
DC-side capacitor		C_p	33µF/100VAC
Energy storing capacitor		C_s	560µF/200VDC
Output filter inductor		L_o	1mH
Output filter capacitor		C_o	2.2µF/250VAC
DC-side switch		Q	IXTQ88N28T
AC-side switches		$\begin{array}{c} Q_{A}, \ Q_{B}, \ Q'_{A}, \ Q'_{B} \end{array}$	IXTQ30N60P

conventional isolated Ćuk-derived dc/ac converter [27]–[31] is also shown in the same figure. It should be mentioned that to achieve equal output voltage for comparison, an isolation transformer with a turn ratio of 2.46 is inserted to the nonisolated Ćuk-derived dc/ac converter as shown in Fig. 1. Also, a high precision power meter Yokogawa-WT500 is adopted for measuring the conversion efficiency. For reference, photograph of the constructed prototype is shown in Fig. 18.

From Fig. 17, it is seen that an efficiency of 92.3% at 40% load can be achieved. In addition, the efficiency at 40 W light load of the proposed converter is about 90.92%. With the increase of the output load, the conversion efficiency is decreased due to the relatively larger primary side conduction losses and switching losses caused by the more injected input current. Note



Fig. 12. Waveforms of MOSFET driving signals and diode voltage $V_{D\,s}$. (a) By simulation. (b) By experiment.



Fig. 13. Waveforms of MOSFET driving signals and diode voltage V_{Df} . (a) By simulation. (b) By experiment.



Fig. 14. Waveforms of input voltage, output voltage/current, and line voltage. (a) By simulation. (b) By experiment.



Fig. 16. Waveforms of dc-side MOSFET driving signal and switch voltage. (a) By simulation. (b) By experiment.



Fig. 17. Measured efficiencies of the proposed converter and the conventional isolated Ćuk-derived converter.



Fig. 18. Constructed integrated dc/ac converter prototype.



Fig. 15. Waveforms of capacitor voltage. (a) By simulation. (b) By experiment.

40.00

0.00

400.00 200.00 0.00

-200.00

1.00

0.00



Fig. 19. Waveforms of input voltage, output voltage/current, and line voltage with 220 $V_{rm\,s}$ output voltage condition. (a) By simulation. (b) By experiment.

that the similar efficiency curves can also be observed in the high step-up energy conversion topologies [38]–[41]. From the same figure, one can also observe that there is approximately 10% improvement in efficiency at light load as compared with the conventional isolated Ćuk-derived converter. Also, it indicates that nearly 3% and 1.4% improvement in efficiency can be achieved by the proposed integrated converter, under 120 W and 200 W load conditions, respectively.

The proposed converter naturally can also be applied for $220 V_{(rms)}$ ac-output voltage. For completeness, the previous prototype is redesigned to meet this specification, namely, V_s : 30 V, V_o : $220 V_{(rms)}$, k: 0.8, M: 0.77, and f_s : 40 kHz. The corresponding replaced components of power stage are listed as follows for reference: 1) transformers— N_f : 1.75, N_c : 1.31, magnetizing inductances $L_{m,Tf}$: 486 μ H, $L_{m,Tc}$: 1.26 mH; 2) energy storing capacitors— C_s , C_f : 330μ F/450 V_{DC}; (3) dc-side switch—IXTQ88N28T; (4) diodes D_s , D_f —D16S60 C. Typical waveforms of the constructed prototype for 220 V_(rms) output voltage are shown in Fig. 19. It is seen from Fig. 19 that both simulation and experimental results indeed agree with each other very closely. Also, one can see that now the maximum value of line voltage V_{AB} is about 410 V, which would generate an ac-output voltage of 220 V_(rms).

VII. CONCLUSION

In this paper, a novel high voltage gain single-stage inverter is proposed for DER applications. A flyback-type auxiliary circuit is integrated with an isolated Ćuk-derived VSI to achieve a much higher voltage gain. The dc-side switch voltage stress of the proposed inverter can be reduced and the losses can be reduced as well. Besides, the low influence of coupling coefficient of flyback-type auxiliary circuit on the inverter characteristic renders the proposed inverter design rather flexible and easy. Steady-state characteristics, performance analysis, simulation and experimental results are given to show the merits and validity of the proposed inverter. Finally, based on the same integration concept, a family of different topologies is also presented for reference.

REFERENCES

- B. K. Bose, "Global warming: Energy, environment pollution, and the impact of power electronics," *IEEE Ind. Electron. Mag.*, vol. 4, no. 1, pp. 6–17, Mar. 2010.
- [2] J. M. Guerrero, F. Blaabjerg, T. Zhelev, K. Hemmes, E. Monmasson, S. Jemei, M. P. Comech, R. Granadino, and J. I. Frau, "Distributed generation: Toward a new energy paradigm," *IEEE Ind. Electron. Mag.*, vol. 4, no. 1, pp. 52–64, Mar. 2010.
- [3] R. I. Bojoi, L. R. Limongi, D. Roiu, and A. Tenconi, "Enhanced power quality control strategy for single-phase inverters in distributed generation systems," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 798–806, Mar. 2011.
- [4] Y. H. Liao and C. M. Lai, "Newly-constructed simplified single-phase multistring multilevel inverter topology for distributed energy resources," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2386–2392, Sep. 2011.
- [5] C. L. Chen, Y. Wang, J. S. Lai, Y. S. Lee, and D. Martin, "Design of parallel inverters for smooth mode transfer microgrid applications," *IEEE Trans. Power Electron.*, vol. 25, no. 1, pp. 6–15, Jan. 2010.
- [6] B. Yang, W. Li, Y. Zhao, and X. He, "Design and analysis of a gridconnected photovoltaic power system," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 992–1000, Apr. 2010.
- [7] L. Zhang, K. Sun, Y. Xing, L. Feng, and H. Ge, "A modular grid-connected photovoltaic generation system based on DC bus," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 523–531, Feb. 2011.
- [8] C. T. Pan, C. M. Lai, and M. C. Cheng, "A novel integrated singlephase inverter with an auxiliary step-up circuit for low-voltage alternative energy source application," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2234–2241, Sep. 2010.
- [9] S. Malo and R. Griñó, "Design, construction, and control of a stand-alone energy-conditioning system for PEM-type fuel cells," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2496–2506, Oct. 2010.
- [10] K. Y. Lo, Y. M. Chen, and Y. R. Chang, "MPPT battery charger for standalone wind power system," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1631–1638, Jun. 2011.
- [11] F. Z. Peng, "Z-source inverter," IEEE Trans. Ind. Appl., vol. 39, no. 2, pp. 504–510, Mar./Apr. 2003.
- [12] Y. Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, "Topologies of single-phase inverters for small distributed power generators: An overview," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1305–1314, Sep. 2004.
- [13] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
- [14] Q. Li and P. Wolfs, "A review of the single phase photovoltaic module integrated converter topologies with three different DC link configurations," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1320–1333, May 2008.
- [15] B. S. Prasad, S. Jain, and V. Agarwal, "Universal single-stage gridconnected inverter," *IEEE Trans. Energy Convers.*, vol. 23, no. 1, pp. 128– 137, Mar. 2008.
- [16] J. Li, J. Liu, and L. Zeng, "Comparison of Z-source inverter and traditional two-stage boost-buck inverter in grid-tied renewable energy generation," in *Proc. IEEE 6th Int. Power Electron. Motion Control Conf.*, May 17–20, 2009, pp. 1493–1497.
- [17] Z. Yao, L. Xiao, and Y. Yan, "Control strategy for series and parallel output dual-buck half bridge inverters based on DSP control," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 434–444, Feb. 2009.
- [18] W. Yu, J. S. Lai, and S. Y. Park, "An improved zero-voltage switching inverter using two coupled magnetics in one resonant pole," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 952–961, Apr. 2010.
- [19] P. C. Loh, F. Gao, and F. Blaabjerg, "Embedded EZ-source inverters," *IEEE Trans. Ind. Appl.*, vol. 46, no. 1, pp. 256–267, Jan./Feb. 2010.

- [20] S. M. Dehghan, M. Mohamadian, A. Yazdian, and F. Ashrafzadeh, "A dual-input-dual-output Z-source inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 360–368, Feb. 2010.
- [21] C. J. Gajanayake, F. L. Luo, H. B. Gooi, P. L. So, and L. K. Siow, "Extended-boost Z-source inverters," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2642–2652, Oct. 2010.
- [22] M. Zhu, K. Yu, and F. L. Luo, "Switched inductor Z-source inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2150–2158, Aug. 2010.
- [23] F. Gao, P. C. Loh, F. Blaabjerg, and D. M. Vilathgamuwa, "Five-level current-source inverters with buck–boost and inductive-current balancing capabilities," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2613–2622, Aug. 2010.
- [24] A. A. Boora, A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Voltagesharing converter to supply single-phase asymmetrical four-level diodeclamped inverter with high power factor loads," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2507–2520, Oct. 2010.
- [25] S. Yang, F. Z. Peng, Q. Lei, R. Inoshita, and Z. Qian, "Current-fed quasiz-source inverter with voltage buck-boost and regeneration capability," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 882–892, Mar./Apr. 2011.
- [26] M. Sarhangzadeh, S. H. Hosseini, M. B. B. Sharifian, and G. B. Gharehpetian, "Multiinput direct DC–AC converter with high-frequency link for clean power-generation systems," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1777–1789, Jun. 2011.
- [27] J. Y. Chen, C. T. Pan, and Y. S. Huang, "Modeling of a three-phase step up/down AC/DC converter," *Asian J. Control*, vol. 1, no. 1, pp. 58–65, 1999.
- [28] C. T. Pan and J. J. Shieh, "A single-stage three-phase boost-buck AC/DC converter based on generalized zero-space vectors," *IEEE Trans. Power Electron.*, vol. 14, no. 5, pp. 949–958, Sep. 1999.
- [29] C. T. Pan and J. J Shieh, "New space-vector control strategies for threephase step-up/down AC/DC converter," *IEEE Trans. Ind. Electron.*, vol. 47, no. 1, pp. 25–35, Feb. 2000.
- [30] J. Kikuchi and T. A. Lipo, "Three-phase PWM boost-buck rectifiers with power-regenerating capability," *IEEE Trans. Ind. Appl.*, vol. 38, no. 5, pp. 1361–1369, Sep./Oct. 2002.
- [31] L. H. Zhang, X. Yang, and X. Yao, "An isolated single stage buck-boost inverter," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 15–19, 2008, pp. 2389–2395.
- [32] F. Gao, C. Liang, P. C. Loh, and F. Blaabjerg, "Buck-boost current-source inverters with diode-inductor network," *IEEE Trans. Ind. Appl.*, vol. 45, no. 2, pp. 794–804, Mar./Apr. 2009.
- [33] F. Gao, P. C. Loh, R. Teodorescu, F. Blaabjerg, and D. M. Vilathgamuwa, "Topological design and modulation strategy for buck-boost three-level inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1722–1732, Jul. 2009.
- [34] J. J. Shieh, "SEPIC derived three-phase switching mode rectifier with sinusoidal input current," *IEE Proc. Electr. Power Appl*, vol. 147, no. 4, pp. 286–294, Jul. 2000.
- [35] F. Gao, P. C. Loh, R. Teodorescu, and F. Blaabjerg, "Diode-assisted buckboost voltage-source inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 9, pp. 2057–2064, Sep. 2009.
- [36] K. K. Tan, F. Gao, P. C. Loh, and F. Blaabjerg, "Enhanced buck-boost neutral-point-clamped inverters with simple capacitive-voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 46, no. 3, pp. 1021–1033, May/Jun. 2010.
- [37] T. Filchev, D. Cook, P. Wheeler, and J. Clare, "Investigation of high voltage, high frequency transformers/voltage multipliers for industrial applications," in *Proc. IET 4th Int. Conf. Power Electron., Mach. Drives*, Apr. 2–4, 2008, pp. 209–213.
- [38] K. B. Park, G. W. Moon, and M. J. Youn, "Nonisolated high step-up stacked converter based on boost-integrated isolated converter," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 577–587, Feb. 2011.
- [39] C. Yoon, J. Kim, and S. Choi, "Multiphase DC-DC converters using a boost-half-bridge cell for high-voltage and high-power applications," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 381–388, Feb. 2011.
- [40] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "A novel high step-up DC–DC converter for a microgrid system," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1127–1136, Apr. 2011.
- [41] S. M. Chen, T. J. Liang, L. S. Yang, and J. F. Chen, "A cascaded high stepup DC–DC converter with single switch for microsource applications," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1146–1153, Apr. 2011.



Ching-Tsai Pan (M'88) was born in Taipei, Taiwan, in 1948. He received the B.S. degree from National Cheng Kung University, Tainan, Taiwan, in 1970, and the M.S. and Ph.D. degrees from Texas Tech University, Lubbock, in 1974 and 1976, respectively, all in electrical engineering.

Since 1977, he has been with the Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan, where he is currently a Tsing Hua Chair Professor. He was the Director of the University Computer Center and the Ministry of Educa-

tion from 1986 to 1989 and from 1989 to 1992, respectively. He was also the Chairman of the Department of Electrical Engineering and the Director of the University Library from 1994 to 1997 and from 2000 to 2002, respectively. In addition, from 2003 to 2008, he also served as the Founder and the Director of the Center for Advanced Power Technologies. From 2008 and 2009, he also served as the Director of the Center for Teaching and Learning Development. His research interests include power electronics, ac motor drives, control systems, power systems, and numerical analysis.

Dr. Pan was the recipient of the Award for Excellence in Teaching from the Ministry of Education and of the Outstanding Research Award from the National Science Council. He is also the recipient of the Y. Z. Hsu Scientific Award as a Y. Z. Hsu Chair Professor in 2011. He is a member of the Chinese Institute of Engineers, the Chinese Institute of Electrical Engineering, the Chinese Institute of Automatic Control Engineering, the Chinese Institute of Computer Society, the Taiwan Association of System Science and Engineering, Taiwan Power Electronics Association, Taiwan Wind Energy Association, Phi Tau Phi, Eta Kappa Nu, and Phi Kappa Phi. He received the Merit National Science Council Research Fellow Award of Taiwan in 2008. He was also the Chairman of the IEEE Industrial Electronics Society, taipei Sections.



Ming-Chieh Cheng (S'10) was born in Taipei, Taiwan, in 1985. He received the B.S. degree in electrical engineering from I-Shou University, Kaohsiung, Taiwan, in 2007, and the M.S. degree in electrical engineering from National Tsing Hua University, Hsinchu, Taiwan, in 2009, where he is currently working toward the Ph.D. degree.

His research interests include power electronics, photovoltaic/renewable energy conditioning systems. Mr. Cheng is a member of the IEEE Societies of

Power Electronics, Industry Applications, and Indus-

trial Electronics. He is also a member of Taiwan Power Electronics Association.



Ching-Ming Lai (S'06–M'10) received the B.S. degree in aeronautical engineering from the National Huwei University of Science and Technology, Yunlin, Taiwan, in 2004, the M.S. degree in electrical engineering from the National Central University, Chungli, Taiwan, in 2006, and the Ph.D. degree in electrical engineering from the National Tsing Hua University (NTHU), Hsinchu Taiwan, in 2010.

He is currently with the Product Competence Center, Power SBG, Lite-On Technology Corporation,

Taipei, Taiwan, where he is involved in high-efficiency high power-density ac/dc power supplies and high-performance power converters. His research interests include power electronics and high-efficiency energy power conditioning systems.

Dr. Lai is the recipient of the Young Author's Award for Practical Application from the Society of Instrument and Control Engineers, Japan, in 2008–2009. He is a Life member of the Taiwan Power Electronics Association and a member of the IEEE Power Electronics Society (PELS), Industry Applications Society, and Industrial Electronics Society. He was also the Chairman of the IEEE PELS-NTHU Student Chapter during 2009–2010.