

Analysis, Modeling, and Implementation of a Multidevice Interleaved DC/DC Converter for Fuel Cell Hybrid Electric Vehicles

Omar Hegazy, *Member, IEEE*, Joeri Van Mierlo, *Member, IEEE*, and Philippe Lataire

Abstract—Multiphase converter topologies for use in high-performance applications have received increasing interest in recent years. This paper proposes a novel multidevice interleaved boost converter (MDIBC) that interfaces the fuel cell with the powertrain of hybrid electric vehicles. In this research, a multidevice structure with interleaved control is proposed to reduce the input current ripples, the output voltage ripples, and the size of passive components with high efficiency compared with the other topologies. In addition, low EMI and low stress in the switches are expected. The proposed dc/dc converter is compared to other converter topologies such as conventional boost converter (BC), multidevice boost converter (MDBC), and two-phase interleaved boost converter (IBC) to verify its dynamic performance. Furthermore, a generalized small-signal model is derived for these dc/dc converters, which has not been previously discussed. A digital dual-loop control is designed to achieve the proper regulator for the converters with fast transient response. The dc/dc converter topologies and their controller are designed and investigated by using MATLAB/Simulink. Finally, the proposed converter (MDIBC) is experimentally validated with results obtained from a 30-kW prototype that has been built and tested in our laboratory based on TMS320F2808 DSP. The simulation and experimental results have demonstrated that the proposed converter is more efficient than other dc/dc converter topologies in achieving high performance and reliability for high-power dc/dc converters.

Index Terms—Converter losses model, closed-loop control strategy, direct digital control (DDC), digital signal processor (DSP), dc/dc boost converters, fuel cell hybrid electric Vehicles (FCHEVs), generalized small-signal model.

I. INTRODUCTION

FUEL CELL (FC) technologies are expected to become an attractive power source for automotive applications because of their cleanness, high efficiency, and high reliability. Although there are various FC technologies available for use in automotive systems, the polymer electrolyte membrane FC (PEMFC) has been found to be a prime candidate, since PEMFC has high power density with lower operating temperatures when compared to other types of FC systems [1]–[3]. Although FC




Fig. 1. Block diagram of the FCHEV.

systems exhibit good power capability during steady-state operation, the dynamic response of FCs during transient and instantaneous peak power demands is relatively slow. Therefore, the FC system can be hybridized with energy storage systems (ESS) (e.g., batteries or supercapacitors) to improve the performance of the FC system during transient and instantaneous peak power demands of a hybrid electric vehicle (HEV) and to recover energy through regenerative braking [1]–[6]. For these applications, a high-power dc/dc converter is a key element that interfaces the FC or ESS with the dc bus in the powertrain of the HEVs. Therefore, the dc system with multiple dc/dc converters may play an important role in the future powertrain system. The topology design of dc/dc converters has been documented in many pieces of literature [7]–[13]. In addition, the design of high-power dc/dc converters and their controller play an important role to control power regulation particularly for a common dc bus. The advantages and disadvantages of several topologies of dc/dc converters, based on their component count, are presented and compared in [11]–[14]. Furthermore, for high-power applications, multiphase interleaved converters have been proposed for use in electric vehicle applications [15]–[21].

The fuel cell hybrid electric vehicle (FCHEV), as shown in Fig. 1, utilizes an FC as the main power source and the ESS (e.g., batteries and supercapacitors) as the auxiliary power source to assist the propulsion of the vehicle during transients and to recuperate energy during regenerative braking. In this configuration, the FC is connected to the dc bus through a boost converter, whereas the ESS is connected to the dc bus via a bidirectional dc/dc converter. As was mentioned in much of the literature, the dc/dc converter is one of the most important components in a FC powered system. It allows a desired level of dc voltage to be obtained without having to increase the stack size. As a result, this research will focus on a nonisolated dc/dc converter that interfaces the FC with the powertrain of HEVs. In high-power boost

Manuscript received August 30, 2011; revised November 28, 2011; accepted December 29, 2011. Date of current version June 20, 2012. Recommended for publication by Associate Editor A. Emadi.

The authors are with the Department of Electrical Engineering and Energy Technology (ETEC), Vrije Universiteit Brussel (VUB), 1050 Brussels, Belgium (e-mail: Omar.Hegazy@vub.ac.be; jvmierlo@vub.ac.be; Philippe.lataire@vub.ac.be).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2012.2183148

converters, the major design aspect is the selection of the boost inductor and the output capacitor. The major concern is the size, cost, and weight of such a high-power inductor that is perhaps the single heaviest component in the entire dc/dc converter. To reduce the inductor size and weight, a small inductance value is preferred. In addition, the dc/dc converter performance directly influences the characteristics of the FC stack or the ESS (e.g., batteries).

Indeed, the ripple and harmonic content of the current is one of the various phenomena influencing FC lifespan as well as battery lifetime as reported in [6], [10], and [12]. It is clear that the main objective of this research is to minimize inductor size, capacitor, current/voltage ripples, and harmonic content. Another objective of this study is to present a DSP-based digital control implementation for a high-power interleaved converter to solve the synchronization problem of the interleaved scheme. The digital control can play an important role in improving the control efficiency in high-power interleaved converter applications. Additionally, the digital control features programmability, modularity, and better dynamic response. They have become more popular because of the decreasing cost of hardware, such as microprocessors, analog to digital converters, and digital to analog converters.

In this paper, a novel multidevice interleaved boost converter (MDIBC) has been studied and analyzed to reduce the size and weight of the passive components, such as the inductor, capacitor, and input/output electromagnetic interference (EMI) filter. Meanwhile, the input current ripple and output voltage ripple can be minimized with high efficiency and reliability. Furthermore, the proposed converter will be compared to other dc/dc converter topologies (e.g., BC, MDIBC, and IBC) to investigate its dynamic response. Furthermore, the generalized small-signal model (SSM) and losses model are derived in order to design the appropriate closed-loop control and calculate the efficiency, respectively. These models consider the internal resistances of the inductor and capacitor. Moreover, a dual-loop control strategy based on TMS320F2808 DSP has been developed to implement the control strategy for the dc/dc converter. Simulation and experimental results are provided.

II. PROPOSED CONVERTER STRUCTURE

The structure of the MDIBC is depicted in Fig. 2. This converter consists of two-phase interleaved with two switches and two diodes connected in parallel per phase. The easy way to reduce the size of the inductor, capacitor, and input/output EMI filter is by increasing the frequency of the inductor current ripple and the output voltage ripple. The phase-shift interleaved control is proposed to achieve the control strategy. This control strategy will provide a doubled ripple frequency in inductor current at the same switching frequency, which can contribute to a higher system bandwidth. This bandwidth achieves a fast dynamic response for the converter and reduces the size of the passive components.

In addition, the sequence of the driving signals is very important to providing a doubled ripple frequency in inductor current at the same switching frequency and to achieve the interleaved




Fig. 2. Structure of the proposed dc/dc converter (MDIBC). ($m = 2$ and $n = 2$).




Fig. 3. Sequence of the driving gate signals for switches. (a) $d = T_s/4$. (b) $d \geq T_s/4$.

control between inductors as illustrated in Fig. 3. With the proposed control, the switching pattern is shifted by $360^\circ/(n \times m)$, where m is the number of parallel power switches per channel, while n is the number of channels or phases. The input current ripple is $(n \times m)$ times of the switching frequency. Similarly, the output voltage ripple is $(n \times m)$ times of the switching frequency. As a result, the size of the passive components will be reduced by m times compared with the n -phase interleaved dc/dc converters. In this proposed converter structure, m is selected to be 2, while n is chosen to be 2. Fig. 3 demonstrates the sequence of the driving signals at different duty cycles. Furthermore, the equivalent circuits of the proposed converter modes for $d > 0.25$ are presented in Fig. 4, where d is the duty cycle. It is also assumed that the proposed converter operates in the continuous conduction mode (CCM). The load current is assumed to be ripple free. All switches have identical duty cycles which means $d_1 = d_2 = d_3 = d_4 = d$.




Fig. 4. Equivalent circuits of the proposed converter for $d > 0.5$. The intervals are mentioned in Fig. 3(b). (a) Mode 1: $0 \leq t \leq d_1 T_s$. (b) Mode 2: $d_1 T_s \leq t \leq T_s/4$. (c) Mode 3: $T_s/4 \leq t \leq d_1 T_s$. (d) Mode 4: $d_1 T_s \leq t \leq T_s/2$. (e) Mode 5: $T_s/2 \leq t \leq d_3 T_s$. (f) Mode 6: $d_3 T_s \leq t \leq 3 T_s/4$. (g) Mode 7: $3 T_s/4 \leq t \leq d_2 T_s$. (h) Mode 8: $d_2 T_s \leq t \leq T_s$.




Fig. 5. DC/DC converter topologies. (a) BC. (b) MDBC. (c) Two-phase IBC.

In this research, the proposed converter is compared with three dc/dc converter topologies including conventional boost converter (BC), multidevice boost converter (MDBC), and two-phase interleaved boost converter (IBC) to investigate its performance. Fig. 5 presents the configurations of these dc/dc converters [6], [14]–[19].

III. GENERALIZED SMALL-SIGNAL MODEL

SSM is a well-known method used to analyze the performance of nonlinear systems such as pulse-width modulated (PWM) dc/dc converters. To obtain a certain performance objective, the SSM is crucial to the design of the closed-loop control for PWM dc/dc converters. The ac-equivalent circuit models have been studied in the literature [22]–[26]. In this paper, a generalized SSM is derived, which has not been discussed previously, to design the appropriate controller using bode diagram. In this paper, the small-signal transfer functions from the duty cycle to the inductor current and from the duty cycle to the output voltage in CCM are derived as follows:

$$G_{vd}(s) = \frac{\hat{v}_o(s)}{\hat{d}(s)} = G_{dv} \frac{(1 + (s/\omega_{zv1}))(1 - (s/\omega_{zv2}))}{\Delta(s)} \quad (1)$$

$$G_{id}(s) = \frac{\hat{i}_L(s)}{\hat{d}(s)} = G_{di} \frac{(1 + (s/\omega_{zi}))}{\Delta(s)} \quad (2)$$

where

$$G_{dv} = \frac{V_o}{(1-D)} \left[\frac{-mR_L + n(1-mD)^2 R_o}{\delta R_L + n(1-mD)^2 R_o} \right] = \frac{V_o}{1-D} \quad (3)$$

$$\omega_{zv1} = \frac{1}{C R_C} \quad (4)$$

$$\omega_{zv2} = \frac{n(1-mD)^2 R_o - mR_L}{mL} \quad (5)$$

$$\Delta(s) = \frac{s^2}{\omega_0^2} + \frac{s}{Q\omega_0} + 1 \quad (6)$$

$$\omega_0 = \sqrt{\frac{\delta R_L + n(1-mD)^2 R_o}{\delta LC (R_o + R_C)}} \quad (7)$$

$$\zeta = \frac{\delta L + C (\delta R_L (R_o + R_C) + n(1-mD)^2 R_o R_C)}{2\sqrt{\delta LC (R_o + R_C) [\delta R_L + n(1-mD)^2 R_o]}} \quad (8)$$

$$Q = \frac{1}{2\zeta} \text{ and } \delta = \left(\frac{1-mD}{1-D} \right) \quad (9)$$

$$G_{di} = \frac{V_o (m + \delta)}{\delta R_L + n(1-mD)^2 R_o} \quad (10)$$

$$\omega_{zi} = \frac{1}{C (R_C + (\delta R_o / (m + \delta)))} \quad (11)$$

$$V_o = \frac{V_{in}}{(1-mD)} \quad (12)$$

$$I_L = \frac{V_o}{n(1-mD)R_o} \quad (13)$$

where V_o is the output voltage, C is the capacitance, L is the inductance, and R_L is the internal resistance of the inductor. R_C is the internal resistance of the capacitor, n is the number of phases, m is the number of parallel switches per phase, V_{in} is the input voltage, D is the duty ratio, and R_o is the resistance of the load. The transfer function (1) is a second-order system, which has two LHP poles: one LHP zero given by (4) and one RHP zero given by (5). The angular corner frequency ω_0 and right-half-plane zero ω_{zv2} are the functions of the nominal duty cycle D . In the closed-loop voltage control, the system elements will change as the duty cycle changes, which means that the transfer function will change accordingly. The boost converter under feedback control is a nonlinear function of the duty cycle, which makes the controller design of the boost converter more challenging from the viewpoint of stability and bandwidth [22], [26].

IV. CLOSED-LOOP CONTROL STRATEGY

The closed-loop control strategy of the PWM boost converter should be designed to satisfy the current and voltage requirements. In this study, the proportional-integer (PI) controllers are




Fig. 6. Schematic diagram of the dual-loop control.

designed to keep a constant bus voltage of 400 V in converter output irrespective of the variations in load and input voltage. The dual-loop control strategy is more efficient than other techniques in achieving a high performance for the PWM boost converter. Fig. 6 shows the schematic diagram of the dual-loop control structure in the s -domain.

In general, there are two basic approaches to designing the digital controller for dc/dc PWM converters. The first approach is to design the controller in the s -domain using conventional methods and the resulting controller is transformed into the z -domain using appropriate z -transformations. This method is called the digital redesign approach (RDA). The RDA has some drawbacks such as sampling and quantization errors, computational time delay, and discretization effects. The second approach, called direct digital control (DDC), is to directly design the controller in the z -domain itself and thus there is no need for transformation from s - to z -domains. Since the DDC starts with the system discrete transfer functions, it is possible to include the effect of sampling, zero-order-hold (ZOH), and computational time delay effects in order to guarantee the stability of the design [25]–[29]. As a result, the final digital control is more realistic and meets the design specifications without any tuning. In this paper, a dual-loop control strategy is designed using DDC based on TMS320F2808 DSP, as will be explained in the following section.

A. Design of the Digital Controller

In the dual-loop control structure, the outer loop is the voltage loop, which generates the current reference for the inner current loop. The inner current loop can suffice the faster transient response of the dc/dc converter's requirement. This controller requires the sampling of two variables, namely output voltage V_o and inductor current I_L , which are obtained from conventional Hall effect transducers. A limiter on the inductor current reference is crucial in this controller. This is because during large signal transient like startup period, there is a big difference between the voltage reference and the dc output voltage. As a result, the output of the voltage compensator could give a command to the current loop higher than the maximum allowable inductor current, resulting in inductor saturation and damage to the device.

To design the proper dual-loop controller for a dc/dc PWM converter, the continuous-time transfer functions ($G_{vd}(s)$ and $G_{id}(s)$) of the boost converter are first discretized using one of the discretization methods, such as zero-order-hold (ZOH), matched pole-zero, backward difference, and bilinear transformation methods. The appropriate transformation method to be




Fig. 7. Dual-loop digital control structure.

utilized here is the ZOH method. Once the discrete transfer functions of the system are available, the digital controller ($H(z)$) is directly designed in the z -domain using methods similar to the continuous-time frequency response methods. Fig. 7 presents the entire dual-loop system containing the voltage loop controller ($H_v(z)$), the current loop controller ($H_i(z)$), the ZOH and computational delay e^{-sT_d} , and the control to output transfer functions ($G_{vd}(s)$ and $G_{id}(s)$) of the converter. The discrete-time transfer functions ($G_{vd}(z)$ and $G_{id}(z)$) of the converter that include the ZOH and computational delay e^{-sT_d} are given as follows:

$$G_{vd}(z) = Z \left\{ \frac{1 - e^{-sT_s}}{s} \cdot e^{-sT_d} \cdot G_{vd}(s) \right\} \quad (14)$$

$$G_{id}(z) = Z \left\{ \frac{1 - e^{-sT_s}}{s} \cdot e^{-sT_d} \cdot G_{id}(s) \right\}. \quad (15)$$

The loop gains for the inner current loop and the outer voltage loop can be expressed as follows:

$$T_i(z) = H_i(z) \cdot G_{id}(z) \quad (16)$$

$$T_v(z) = \frac{H_v(z) \cdot H_i(z) \cdot G_{vd}(z)}{1 + T_i(z)}. \quad (17)$$

In this paper, the digital PI controllers are designed based on the required phase margin Φ_m and critical frequency ω_{cz} by using the bode diagram in the discrete-time domain; the transfer function of the digital PI controller in the z -domain is given by

$$H(z) = k_p + \frac{k_i T_s z}{z - 1} \quad (18)$$

where

$$k_p = \frac{\cos \theta}{|G_p(z)|} \quad (19)$$

$$k_i = \frac{-\omega_{cz} \sin \theta}{|G_p(z)|} \quad (20)$$

$$\theta = 180 + \phi_m - \angle G_p(z). \quad (21)$$

Here, $G_p(z)$ is the discrete-time transfer function of the open-loop system (e.g., $G_{vd}(z)$ or $G_{id}(z)$).

For example, Fig. 8 shows the bode plots for the current-loop gain and voltage-loop gain, which are designed for the MDIBC topology with converter parameters listed in Table I.

The plots demonstrate that the current-loop gain has a crossover frequency as high as 2 kHz, with a phase margin of 50.4°. To avoid the interaction between the subsystems and to accommodate the slow FC response, low control bandwidth is used for voltage loop. Outer voltage loop has a crossover frequency of 50 Hz and a phase margin of 74.6°.

TABLE I
DC/DC CONVERTER PARAMETERS

Topology	L (μH)	R_L ($m\Omega$)	C (μF)	R_C ($m\Omega$)	$[n\ m]$
Boost Converter (BC)	750	68	550	0.697	[1 1]
Multi-Device Boost Converter (MDBC)	375	34	275	1.394	[1 2]
Interleaved Boost Converter (IBC)	375	34	320	1.15	[2 1]
Multi-Device Interleaved Boost Converter (MDIBC)	187.5	17	160	2.3	[2 2]




Fig. 8. Frequency response of the dual-loop control. (a) Current gain. (b) Voltage gain.

V. ANALYTICAL CALCULATION OF THE CONVERTER LOSSES

To estimate the semiconductor power losses of different circuit topologies, the switching and conduction losses are analytically calculated using the manufacturer's datasheets. Therefore, the power losses of the boost converter are calculated in order to estimate the converter efficiency. The converter efficiency can

be calculated by

$$\text{Efficiency}(\eta) = \frac{P_{\text{out}}}{P_{\text{out}} + P_{\text{losses}}} \quad (22)$$

$$P_{\text{losses}} = P_T + P_D + P_C. \quad (23)$$

The losses of the switch P_T are given by

$$P_T = [I_{S_{\text{rms}}}^2 r_{\text{CE}} + V_{\text{CE}} I_{S_{\text{av}}} + \frac{V_o}{V_{\text{CC}} I_C} \left[\frac{E_{\text{off}}(I_{S_{\text{av}}} + (\Delta I/2))}{+E_{\text{on}}(I_{S_{\text{av}}} - (\Delta I/2))} \right] F_s]. \quad (24)$$

In this study, the insulated gate bipolar transistor (IGBT) represents the switch. The IGBT characteristics (e.g., r_{CE} , V_{CE} , V_{CC} , I_C , E_{off} , and E_{on}) are given in the IGBT datasheet. $I_{S_{\text{rms}}}$, $I_{S_{\text{av}}}$, and ΔI represent the rms current of the IGBT, the mean current of the IGBT, and the current ripple, respectively. The diode losses P_D are evaluated as follows:

$$P_D = I_{D_{\text{rms}}}^2 r_F + V_{F0} I_{D_{\text{av}}} + \frac{V_o}{V_{\text{CC}} I_F} [E_{\text{rr}}(I_{D_{\text{av}}})] F_s \quad (25)$$

where the diode characteristics (e.g., r_F , V_{F0} , V_{CC} , I_F , and E_{rr}) are given in the datasheet. $I_{D_{\text{rms}}}$ and $I_{D_{\text{av}}}$ represent the rms current and the mean current of the diode. The losses of the passive components P_C are approximately given by

$$P_C = I_{L_{\text{rms}}}^2 R_L + I_{C_{\text{rms}}}^2 R_C. \quad (26)$$

The inductor core losses are produced from the flux density ripple B_{ac} , which is proportional to the inductor current ripple ΔI . These losses are estimated based on the charts given by the manufacturer (METGLAS, Inc., CC core). Therefore, the core losses of the inductor $P_{\text{cond-ind}}$ can be estimated by [30]

$$P_{\text{core-ind}} = W_t \cdot [6.5 \cdot F_{\text{sw}, \text{kHz}}^{1.51} \cdot B_{\text{ac}, T}^{1.74}] \quad (27)$$

$$B_{\text{ac}, T} = \frac{0.4\pi \cdot N \cdot \Delta I_L \cdot 10^{-4}}{L_{g, \text{cm}}} \quad (28)$$

where W_t is the weight of the core (kg), N is the number of turns per coil, ΔI_L is the current ripple, and L_g is the length of the air-gap (cm). The output power is calculated as follows:

$$P_{\text{out}} = V_o I_{O_{\text{av}}} \quad (29)$$

where $I_{O_{\text{av}}}$ is the average output current.

VI. SIMULATION RESULTS

In this section, the PWM dc/dc converter topologies are designed and realized by using MATLAB/Simulink in order to validate the performance of the proposed converter. These simulations are carried out on resistive load with 200 V input voltage, 400 V output voltage, and 20 kHz switching frequency F_s . A dual-loop control strategy is applied to achieve the closed-loop control for the dc/dc converters. The comparative study between the BC, MDBC, two-phase IBC, and the proposed converter (MDIBC) is performed under the following converter parameters as mentioned in Table I. Figs. 9 and 10 illustrate the performance of the BC and MDBC, respectively, during load change. Figs. 11 and 12, respectively, show the response of the IBC and the MDIBC during load step. In addition, Figs. 13




Fig. 9. Dynamic response of the BC during load change.




Fig. 10. Dynamic response of the MDIBC during load change.




Fig. 11. Dynamic response of the IBC during load change.




Fig. 12. Dynamic response of the MDIBC during load change.




Fig. 13. Input current ripple of the IBC.

and 14 demonstrate the input current ripple of the IBC and the MDIBC, respectively.

Moreover, the comparative efficiency between dc/dc converter topologies during load change and input voltage change is shown in Figs. 15 and 16, respectively. To evaluate the distributed losses of the dc/dc converter, Fig. 17 presents the distributed power losses of the IBC and the proposed converter (MDIBC). As demonstrated in Fig. 17, the proposed converter has the ability to reduce the total losses and especially the conduction losses and core losses.

On the other hand, to verify a more realistic load current profile, a standard driving cycle, NEDC, is used in small scale, especially the last part. In our previous studies [31], [32], we analyzed different driving cycles (such as NEDC and FTP75) and different control strategies that can be used for FC/supercapacitor HEVs. In these studies, the load power profile is calculated based on the dynamic model of the vehicle and




Fig. 14. Input current ripple of the MDIBC.




Fig. 15. Comparative efficiency between dc/dc converters at load change based on the loss model (at $V_{in} = 200$ V, $V_{out} = 400$ V, and $F_s = 20$ kHz).






Fig. 16. Comparative efficiency between dc/dc converters at input voltage change based on the loss model (at $V_{out} = 400$ V and $F_s = 20$ kHz).

the driving cycle. Therefore, in this research, the load current profile calculated based on the NEDC driving cycle is studied to verify the feasibility of the proposed converter topology (MDIBC) and its characteristic performance over transient load. The MDIBC and the load current profile are simulated by using MATLAB/Simulink as shown in Figs. 18 and 19, respectively.



(a)



(b)

Fig. 17. Distributed power losses (at $V_{in} = 200$ V, $V_{out} = 400$ V, and $F_s = 20$ kHz). (a) IBC. (b) Proposed converter (MDIBC).

In this model, the load current profile is represented by a current source, while the input voltage V_{in} of an FC is represented by a voltage source with internal resistance as illustrated in Fig. 18. Fig. 20 shows the dynamic response of the proposed converter over the load current profile.

As shown in Figs. 13 and 14, the ripple frequency of the input current in MDIBC is doubled when using the proposed interleaved technique with multidevice. As a result, the inductor size and capacitor size are reduced by 50% compared with the conventional IBC topology. Furthermore, when comparing the proposed converter with other topologies, it is noticed that the proposed topology, MDIBC, can improve the efficiency (see Figs. 15 and 16), can reduce the passive component size (see Table II), and can improve the transient response (see Fig. 20).

VII. EXPERIMENTAL RESULTS

To verify the obtained simulation results, an experimental setup of a 30-kW MDIBC has been designed and implemented in our laboratory. The eZdsp F2808 DSP is used for control strategy implementation and LEM current and voltage sensors are used for measuring feedback signals. The required measuring and interface circuits have been designed and built. The digital signal processors (DSPs) are finding wide application in many engineering fields especially in the field of power electronics and these are suitable in almost all high-frequency power conversion applications. This is because of their ability to perform complex mathematical computations within a minimum amount

TABLE II
PARAMETERS OF THE DC/DC CONVERTERS

Items	DC/DC Converter Topologies		
	IBC	MDIBC	The Reduction
Inductor [L (μH)]	375	187.5	50 %
Output Capacitor [C (μF)]	320	160	50%
Inductor Current Ripple per/phase	31.86 A	15.78 A	50%
Switching Frequency	20 kHz	20 kHz	----
Inductor Current Ripple	20 kHz	40 kHz	----




Fig. 18. Proposed converter (MDIBC) with current load profile.

of time and with less effort. Furthermore, the digital controller is flexible because the implementation involves only software instructions and is independent of the converter size. In this paper, a real-time digital control based on TMS320F2808 DSP is implemented with dual-loop current control in order to achieve a fast response during transient operation. The control strategies are implemented using the TI C2000 package in Simulink and eZdsp TMS320F2808. In this section, the DSP implementation and the experimental results of the IBC and the proposed converter (MDIBC) are provided. Fig. 21 shows the experimental setup of a 30-kW MDIBC. Fig. 22(a) illustrates the dual-loop controller implemented in a DSP for IBC. Fig. 22(b) shows the digital phase-shift scheme implemented in a DSP for ePWMs.

Fig. 23 shows the dynamic response of the dc/dc IBC under load step with the proposed control strategy, input voltage step, and reference voltage step. Fig. 24 illustrates the steady-state inductor currents of the IBC. To validate the proposed converter (MDIBC), Fig. 25(a) illustrates the dual-loop controller implemented in a DSP for the MDIBC. Fig. 25(b) shows the digital phase-shift scheme implemented in a DSP for ePWMs. Fig. 25(c) demonstrates the generated gate signals (ePWMs) for the MDIBC. Fig. 26 presents the dynamic response of the dc/dc




Fig. 19. Load current profile for the converter.

MDIBC over load step with the proposed control strategy, input voltage step, and reference voltage step. Fig. 27 illustrates the steady-state inductor currents of the MDIBC. Fig. 28 shows the comparative study of the efficiency between the dc/dc converters based on laboratory measurements.

Table II demonstrates the comparative study between the dc/dc converters (IBC and MDIBC) based on the experimental results.

As shown in Fig. 23(a), the dynamic response of the two-phase IBC has high voltage ringing at load step, and this topology is sensitive to the duty cycle at load change. On the other hand, the dynamic response of the MDIBC is faster than the IBC and it has very small voltage ringing at load step [as illustrated in Fig. 26(a)], because the interleaved control between the power switches provides a higher system bandwidth. In addition, the proposed digital controller based on a DSP provides a good solution for the synchronization problem between phases. As a result, the size of the passive components (inductor, output capacitor, and EMI filter) is reduced by 50% compared with the multichannel interleaved converter at the same switching frequency. In addition, the proposed converter (MDIBC) and its digital control reduce the input current/the output voltage ripples and the inductor current ripple in each channel by 50% compared with a multichannel interleaved converter. It should be pointed out that the proposed converter could provide a significant contribution to the field of FCHEVs, particularly in FC high-power applications. The advantages of the proposed converter can be summarized as follows:

- 1) size and weight of passive components (inductor and capacitor) are reduced;
- 2) ripples of the input current and output voltage waveforms are reduced;
- 3) ripple frequencies of the input and output waveforms are increased;
- 4) reliability and efficiency of the system are improved;




Fig. 20. Dynamic response of the MDIBC under load current profile.






Fig. 21. Prototype of a 30-kW MDIBC.

- 5) current ratings of power electronic devices are reduced, because the current ratings are proportional to the continuous power rating of the circuit.

Moreover, in this paper, the concept of the multidevice interleaved dc/dc converter (MDIBC) has been proposed to interface the FC with the powertrain of the HEVs or to the distributed generation system in high power level. In addition, the proposed converter can be modified to achieve bidirectional operating modes (boost/buck modes) for ESS, such as batteries and supercapacitors in high-power vehicle applications. Therefore, in bidirectional operation, the proposed converter comprises two inductors, four switches (IGBTs), and four antiparallel diodes for boost mode as well as buck mode. As a result, the proposed converter not only reduces the cost and im-



(a)



(b)

Fig. 22. DSP implementation for IBC. (a) Digital dual-loop control. (b) Phase-shift scheme with synchronization with ePWM1.




Fig. 23. Dynamic response of the IBC (1 mV/A). (a) Over load step. (b) Over input voltage step. (c) Over reference voltage step.




Fig. 24. Steady-state inductor currents of the IBC (40 mV/A).









Fig. 25. DSP implementation for the MDIBC. (a) Digital dual-loop control. (b) Phase-shift scheme with synchronization with ePWM1. (c) Generated gate signals (ePWMs).



(a)



(b)



(c)

Fig. 26. Dynamic response of the MDIBC (1 mV/A). (a) Load step. (b) Input voltage step. (c) Reference voltage step.




Fig. 27. Steady-state inductor currents of the MDIBC (40 mV/A).




Fig. 28. Efficiency of the proposed MDIBC and the two-channel IBC (at $V_{in} = 200$ V, $V_{out} = 400$ V, and $F_s = 20$ kHz).

proves efficiency, but also improves the performance of the dc system.

VIII. CONCLUSION

In this research, a novel MDIBC has been proposed for FCHEVs in order to optimize the drive system. The generalized SSM and the loss model have been derived for the PWM dc/dc converters operating in CCM. This paper presents a DDC for designing the dual-loop control strategy to control the dc/dc converters. The digital PI compensators are used and designed using a bode diagram to achieve the required phase margin and critical frequency. Furthermore, a DSP-based digital control for a 30-kW MDIBC and IBC is presented in this paper. The real-

time code for the complete scheme is automatically generated using embedded target and real-time workshop (RTW). The simulation and experimental results have demonstrated that the inductor size and the capacitor size of the MDIBC are reduced by two times compared to the IBC. Moreover, the current and voltage ripples are reduced by two times compared with the IBC topology. Therefore, the proposed converter seems to be very promising in high-power FC systems to extend their lifespan as well as battery systems. It is important to point out that the proposed converter can improve efficiency and reduce the size of the passive components, leading to high reliability compared with other dc/dc converter topologies.

REFERENCES

- [1] K. Jin, X. Ruan, M. Yang, and M. Xu, "A hybrid fuel cell power system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1212–1222, Apr. 2009.
- [2] A. Emadi, Y. J. Lee, and K. Rajashekara, "Power electronics and motor drives in electric, hybrid electric, and plug-in hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2237–2245, Jun. 2008.
- [3] M. Ehsani, Y. Gao, and A. Emadi, *Modern Electric, Modern Hybrid, and Fuel Cell Vehicles*. New York: Taylor & Francis Group, 2005.
- [4] P. Garcia, L. M. Fernandez, C. A. Garcia, and F. Jurado, "Energy management system of fuel-cell-battery hybrid tramway," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4013–4023, Dec. 2010.
- [5] J. Van Mierlo, G. Maggetto, and P. Lataire, "Which energy source for road transport in the future? A comparison of battery, hybrid and fuel cell vehicles," *Energy Convers. Manag.*, vol. 47, no. 17, pp. 2748–2760, 2006.
- [6] O. Hegazy, J. Van Mierlo, and P. Lataire, "Analysis, control and implementation of a high-power interleaved boost converter for fuel cell hybrid electric vehicle," *Int. Rev. Electr. Eng.*, vol. 6, no. 4, pp. 1739–1747, 2011.
- [7] W. Yu, H. Qian, and J.-S. (Jason) Lai, "Design of high-efficiency bidirectional DC–DC converter and high-precision efficiency measurement," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 650–658, Mar. 2010.
- [8] X. Kong and A. M. Khambadkone, "Analysis and implementation of a high efficiency, interleaved current-fed full bridge converter for fuel cell system," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 543–550, Mar. 2007.
- [9] H. Kim, C. Yoon, and S. Choi, "A three-phase zero-voltage and zero-current switching DC–DC converter for fuel cell applications," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 391–398, Feb. 2010.
- [10] M. Al Sakka, J. Van Mierlo, H. Gualous, and P. Lataire, "Comparison of 30 KW DC/DC Converter topologies interfaces for fuel cell in hybrid electric vehicle," in *Proc. 13th Eur. Conf. Power Electron. Appl.*, Barcelona, Spain, Sep. 8–10, 2009.
- [11] W. Li and X. He, "Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1239–1250, Apr. 2011.
- [12] M. Kabalo, B. Blunier, D. Bouquain, and A. Miraoui, "State-of-the-art of DC–DC converters for fuel cell vehicles," in *Proc. IEEE Vehicle Power and Propulsion Conf.*, Lille, France, Sep. 1–3, 2010, pp. 1–6.
- [13] A. Emadi, S. S. Williamson, and A. Khaligh, "Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems," *IEEE Trans. Power Electron.*, vol. 21, no. 3, pp. 567–577, May 2006.
- [14] Y.-J. Lee and A. Emadi, "Phase shift switching scheme for DC/DC boost converter with switches in parallel," in *Proc. IEEE Vehicle Power Propulsion Conf.*, Harbin, China, Sep. 3–5, 2008.
- [15] G. A. L. Henn, R. N. A. L. Silva, P. P. Praça, L. H. S. C. Barreto, and D. S. Oliveira, Jr., "Interleaved-boost converter with high voltage gain," *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2753–2761, Nov. 2010.
- [16] C. Yoon, J. Kim, and S. Choi, "Multiphase DC–DC converters using a boost-half-bridge cell for high-voltage and high-power applications," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 381–388, Feb. 2011.
- [17] Y.-C. Hsieh, T.-C. Hsueh, and H.-C. Yen, "An interleaved boost converter with zero-voltage transition," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 973–978, Apr. 2009.
- [18] X. Yang, Y. Ying, and W. Chen, "A novel interleaving control scheme for boost converters operating in critical conduction mode," *J. Power Electron.*, vol. 10, no. 2, pp. 132–137, Mar. 2010.
- [19] H. Xu, X. Wen, and L. Kong, "Dual-phase DC–DC converter in fuel cell electric vehicles," in *Proc. 9th IEEE Int. Power Electron. Congr.*, 2004, pp. 92–97.
- [20] T. Reiter, D. Polenov, H. Probstle, and H.-G. Herzog, "PWM dead time optimization method for automotive multiphase DC/DC-converters," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1604–1614, Jun. 2010.
- [21] P. Thounthong and S. Pierfederici, "A new control law based on the differential flatness principle for multiphase interleaved DC–DC converter," *IEEE Trans. Circuits Syst II, Exp. Briefs*, vol. 57, no. 11, pp. 903–907, Nov. 2010.
- [22] B. Bryant and M. K. Kazmierczuk, "Small-signal duty cycle to inductor current transfer function for boost PWM DC–DC converter in continuous conduction mode," in *Proc. Int. Symp. Circuits Syst.*, May 23–26, vol. 5, pp. 856–859.
- [23] S. K. Mishra, K. Jha, and K. D. T. Ngo, "Dynamic linearizing modulator for large-signal linearization of a boost converter," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 3046–3054, Oct. 2011.
- [24] M. K. Kazmierczuk, *Pulse-Width Modulated DC–DC Power Converter*. Hoboken, NJ: Wiley, 2008.
- [25] O. Hegazy, J. Van Mierlo, and P. Lataire, "Control and analysis of an integrated bidirectional DC/AC and DC/DC converters for plug-in hybrid electric vehicle applications," *J. Power Electron.*, vol. 11, no. 4, pp. 408–417, Jul. 2011.
- [26] G. Zhou and J. Xu, "Digital average current controlled switching DC–DC converters with single-edge modulation," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 786–793, Mar. 2010.
- [27] S. Buso and P. Mattavelli, *Digital Control in Power Electronics*. United States of America: Morgan and Claypool Publishers, 2006.
- [28] Y.-F. Liu, E. Meyer, and X. Liu, "Recent developments in digital control strategies for DC/DC switching power converters," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2567–2577, Nov. 2009.
- [29] S. Choudhury, "Designing a TMS320F280x based digitally controlled DC–DC switching power supply," Texas Instruments, TX, Appl. Rep. SPRAAB3, pp. 1–5, July 2005.
- [30] Metglas, Inc. (2008) *Inductor Cores, Powerlite Technical Bulletin, PLC09302008*. [Online]. Available: <http://www.metglas.com>.
- [31] O. Hegazy, J. Van Mierlo, and P. Lataire, "Design optimization and optimal power control of fuel cell hybrid electric vehicles based on swarm intelligence," *Int. R. Electr. Eng.*, vol. 6, no. 4, pp. 1727–1738, 2011.
- [32] O. Hegazy and J. Van Mierlo, "Particle swarm optimization for optimal powertrain component sizing and control strategy design of fuel cell hybrid electric vehicle," in *Proc. 12th Int. Conf. Optimization of Electrical and Electronic Equipment*, Brasov, Romania, May 20–22, 2010, pp. 601–609.



Omar Hegazy (M'09) was born in Cairo, Egypt, in 1978. He received the B.Sc. and M.Sc. degrees in electrical engineering from Helwan University, Cairo. He is currently working toward the Ph.D. degree from the Department of Electrical Engineering and Energy Technology (ETEC), Vrije Universiteit Brussel, Brussels, Belgium.

He is the author of more than 25 scientific publications. His current research interests include power electronics, renewable energy, control systems, electric drives, HEVs, plug in HEVs, power management strategies, and optimization techniques.



Joeri Van Mierlo (M'06) received the Ph.D. degree in electromechanical engineering sciences from the Vrije Universiteit Brussel, Brussels, Belgium, in 2000.

He is currently a full-time Professor at Vrije Universiteit Brussel, where he leads the Mobility and Automotive Technology Research Centre (MOBI). Currently, his activities are devoted to the development of hybrid propulsion (power converters, energy storage, energy management, etc.) systems as well as to the environmental comparison of vehicles with

different kinds of drive trains and fuels (LCA, WTW). He is the author of more than 200 scientific publications.

Dr. Van Mierlo chairs Hybrid and Electric Vehicles chapter of the EPE. He is the Secretary of the Board of the Belgian section of AVERE (ASBE) and is the Vice President of AVERE. He is the Editor-in-Chief of the *World Electric Vehicle Journal Volume 3* and the Coeditor of the *Journal of Asian Electric Vehicles*. He is an active member of the European Automotive Research Partner Association (EARPA). Furthermore, he is a member of Flanders Drive and of VSWB, Flemish cooperative on hydrogen and fuels cells. He formerly served as Chairman of the International Program Committee of the International Electric, Hybrid and Fuel Cell Symposium (EVS24).



Philippe Lataire received the master degree in electromechanical engineering in 1975, and the doctorate in applied sciences in 1982, from the Vrije Universiteit Brussel (VUB), Brussels, Belgium.

He is currently a Full Professor at the VUB in the field of power electronics, automatic control, and electric drives. The department he heads, the FirW-EETEC, developed research activities in the fields of sustainable mobility, computational electrochemistry, lighting, electric machines, and power electronics applications. His research interests include elec-

tric drives, power electronics, and control.