

Derivation, Analysis, and Implementation of a Boost–Buck Converter-Based High-Efficiency PV Inverter

Zheng Zhao, *Student Member, IEEE*, Ming Xu, *Senior Member, IEEE*, Qiaoliang Chen, *Student Member, IEEE*, Jih-Sheng (Jason) Lai, *Fellow, IEEE*, and Younghoon Cho, *Student Member, IEEE*

Abstract—In this paper, a single-phase grid-connected transformerless photovoltaic inverter for residential application is presented. The inverter is derived from a boost cascaded with a buck converter along with a line frequency unfolding circuit. Due to its novel operating modes, high efficiency can be achieved because there is only one switch operating at high frequency at a time, and the converter allows the use of power MOSFET and ultrafast reverse recovery diode. It also features a robust structure because the phase leg does not have a shoot-through issue. This paper begins with theoretical analysis and modeling of this boost–buck converter-based inverter. And the model indicates that small boost inductance will lead to an increase in the resonant pole frequency and a decrease in the peak of Q , which results in easier control and greater stability. Thus, interleaved multiple phases structure is proposed to have small equivalent inductance; meanwhile, the ripple can be decreased, and the inductor size can be reduced as well. A two-phase interleaved inverter is then designed accordingly. Finally, the simulation and experiment results are shown to verify the concept and the tested efficiency under 1-kW power condition is up to 98.5%.

Index Terms—Grid-tied, high efficiency, inverter, photovoltaic (PV).

I. INTRODUCTION

PHOTOVOLTAIC (PV) power supplied to the utility grid is gaining more and more attention nowadays [1]–[6]. Numerous inverter circuits and control schemes can be used for PV power conditioning system (PCS). For residential PV power generation systems, single-phase utility interactive inverters are of particular interest [7]–[11]. This type of application normally requires a power level lower than 5 kW [8], [12] and a high input-voltage stack that provides a dc voltage around 400 V. However, depending on the characteristics of the PV panels, the total output voltage from the PV panels varies greatly due to different temperature, irradiation conditions, and shading and clouding




Fig. 1. Conventional two-stage PV.

effects. Thus, the input voltage of a residential PV inverter can vary widely, for example, from 200 to 500 V, and can be quite different from the desirable 400-V level. Therefore, a dc–dc converter with either step-up function or step-down function or even both step-up and step-down functions is needed before the dc–ac inverter stage. Such a dc–dc converter in conjunction with a dc–ac inverter arrangement has been widely used in the state-of-the-art PV PCS.

Fig. 1 shows the block diagram of the PV PCS which has two-stage high-frequency power conversion in cascaded configuration with dc link in the middle [13]–[17]. In this structure, the dc-bus voltage should be boosted from the PV array, and the dc–ac stage can be a voltage-source-type high-frequency inverter. Another option is to use a line-commutated inverter along with an isolated dc–dc stage [18]–[21]. Also, many nonisolated single-stage boost or buck–boost derived inverter topologies have been developed [22]–[25]. Their major drawbacks are limitation of input-voltage range and/or requirement of two input sources [26], [27]. With recent changes in electric code that allows ungrounded PV panels, it is possible to replace the isolated dc–dc with nonisolated or transformerless dc–dc [28]. Without the transformer, the dc–dc stage will be more reliable and cost effective [29]. If the dc–dc stage can produce a rectified sinusoidal output, then the dc–ac stage only needs to operate in line frequency by simply determining the polarity of the dc–dc output.

In this paper, a boost–buck-type dc–dc converter is proposed as the first stage with regulated output inductor current, and a full-bridge unfolding circuit with 50- or 60-Hz line frequency is applied to the dc–ac stage, which will unfold the rectified sinusoid current regulated by the dc–ac stage into a pure sinusoidal current, as shown in Fig. 2. Since the circuit runs either in boost or buck mode, its first stage can be very efficient if the low conduction voltage drop power MOSFET and ultrafast reverse recovery diode are used. For the second stage, because the unfolding circuit only operates at the line frequency and switches at zero voltage and current, the switching loss can be omitted. The only loss is due to the conduction voltage drop, which can

Manuscript received March 1, 2011; revised June 18, 2011; accepted July 16, 2011. Date of current version February 7, 2012. Recommended for publication by Associate Editor K. Ngo.

Z. Zhao, J.-S. (Jason) Lai, and Y. Cho are with the Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, VA 24061 (e-mail: zhaoz@vt.edu; laijs@vt.edu; yhcho98@vt.edu).

M. Xu and Q. Chen are with the FSP-Powerland Technology, Inc., Nanjing, Jiangsu 210042, China (e-mail: mingxu@fsp-powerland.com; qiaoliang.chen@fsp-powerland.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2011.2163805




Fig. 2. Boost-buck-based PV inverter.




Fig. 3. Interleaved-boost-cascaded-with-buck (ICBC) PV inverter.

be minimized with the use of low on-drop power devices, such as thyristor or slow-speed insulated gate bipolar transistor (IGBT). In this version, IGBT is used in the unfolding circuit because it can be easily turned ON and OFF with gating control. Since only the boost dc–dc converter or buck dc–dc converter operates with high-frequency switching all the time in the proposed system, the efficiency is improved [30]. Also, because there is only one high-frequency power processing stage in this complete PCS, the reliability can be greatly enhanced [31]. Finally, after analyzing its model, as shown in Fig. 3, an interleaved-boost-cascaded-with-buck (ICBC) converter is proposed to increase the resonant pole frequency by the use of a smaller boost inductor value, which improves both control and stability. Analysis of a middle capacitor and CCM/DCM operation condition is also presented.

II. OPERATION PRINCIPLE

A. Boost Mode

When the PV panel's voltage is lower than the instantaneous grid voltage, it will operate in boost mode, in which S_{boost} will be switched ON and OFF and S_{buck} will be always ON, and the buck part of the circuit will act as an output filter as shown in Fig. 4(a).

In this mode, the duty cycle of S_{boost} can be found as


$$D_{boost} = 1 - \frac{V_{in}}{V_o} \quad (1)$$

where $200 \leq V_{in} \leq 340$ and $V_o = 340 \sin \omega t$; then, it is easy to obtain


$$0 \leq D_{boost} \leq 1 - \frac{V_{in}}{340}. \quad (2)$$

B. Buck Mode

When the PV panel's voltage is higher than the instantaneous grid voltage, it will operate in buck mode, in which S_{buck} will be switched ON and OFF and S_{boost} will be always OFF, and



(a)



(b)

Fig. 4. (a) Boost mode. (b) Buck mode.




Fig. 5. Operation mode.

the boost part of the circuit will act as an input filter as shown in Fig. 4(b).

In this mode, the duty cycle of S_{buck} can be found as


$$D_{buck} = \frac{V_o}{V_{in}} \quad (3)$$

where $200 \leq V_{in} \leq 500$ and $V_o = 340 \sin \omega t$; then, it is easy to obtain

$$\text{if } 340 \leq V_{in} \leq 500 \text{ then } 0 \leq D_{buck} \leq \frac{340}{V_{in}} \quad (4)$$

$$\text{if } 200 \leq V_{in} \leq 340 \text{ then } 0 \leq D_{buck} \leq 1. \quad (5)$$

Thus, if the PV panel's voltage is lower than the grid's peak voltage, the PV inverter will switch between buck mode and boost mode depending on the instantaneous grid voltage as shown in Fig. 5. However, if the PV panel's voltage is higher than the grid's peak voltage, it will always run at buck mode. Instead of a dc bus in the middle, the voltage across the capacitor C_L in boost/buck PV inverter varies with the grid, if PV panel's voltage is lower than the grid's peak voltage as shown in Fig. 6. However, if PV panel's voltage is higher than grid's peak voltage, C_L 's voltage will be the same as the PV panel's voltage.

Fig. 6. Capacitor C_L 's voltage.

III. MODELING AND UNIVERSAL CONTROL OF THE INVERTER

A. Modeling Analysis of the Inverter

In order to achieve unity power factor, L_2 's current needs to be controlled as a rectified sinusoidal shape. The pulsewidth modulation (PWM) switch models have been established for this PV inverter both in buck mode and in boost mode as shown in Fig. 7(a) and (b) with parasitic parameters considered. The PV panel is simplified as a dc-voltage source and the grid with bridge switches is simplified as a rectified sinusoidal voltage source. Although the output voltage is rectified sinusoidal instead of constant output, it can also be treated as "steady state," since the output voltage is changing with line frequency that is much smaller than switching frequency. Under steady-state condition, the transfer functions of both modes can be obtained as equations (3) and (6) by KVL and KCL

$$\begin{cases} \hat{i}_{L1} \cdot D + I_1 \hat{d} = \hat{i}_{L1} + \hat{i}_{L2C} \\ D \left(\frac{V_c}{D} \hat{d} - \hat{i}_{L2C} Z_{L2C} \right) + \hat{i}_{L2C} Z_{L2C} = \hat{i}_{L1} Z_{L1e} \end{cases} \quad (6)$$

where, (7)–(11), as shown at the bottom of this page.

During buck mode, L_2 's current can be treated as normal buck converter's output inductor current which can be easily controlled. However, it is critical to control L_2 's current in boost




Fig. 7. (a) Model of boost mode. (b) Model of buck mode.

mode because the control target in this mode is its output filter's inductor current. Thus, the compensator for boost mode needs to be designed first and then applied to buck mode. In practice, if the boost mode is stable and well controlled, buck mode will be stable and well controlled as well. The loop gains of boost mode at different operating points are shown in Fig. 8. It clearly shows that the right half plane (RHP) zero and double pole make 270° phase delay, which makes it difficult to be compensated. Thus, the compensated crossover frequency needs to be before double-pole's frequency of the boost mode and make sure the peak Q value to be lower than 0 dB. And, in order to have a compensator which is good for every operation point, the compensator design is based on the worst conditions, which is defined as a condition with the highest Q_{pk} and the earliest phase drop. In our case, worst condition happens when the input voltage is the lowest

$$\hat{i}_{L2} = \hat{i}_{L2C} \frac{Z_C}{Z_{L2} + Z_C}, \quad Z_{L2C} = \frac{Z_C Z_{L2}}{Z_{L2} + Z_C}, \quad I_1 = -I_{L1}, \quad V_c = -V_o, \quad r_e = \text{DCR}_2 \parallel \text{ESR}_1 \quad (7)$$

$$G_{id_boost} = \frac{-(sL_1 + \text{DCR}_1 + D'Dr_e) \cdot I_{L1} + V_o \cdot D'}{(1 + sC_1 \text{ESR}_1)(sL_2 + \text{DCR}_2)D'^2 + (sL_1 + \text{DCR}_1 + D'Dr_e)[(1 + sC_1 \text{ESR}_1) + (s^2 C_1 L_2 + sC_1 \text{DCR}_2)]} \cdot (1 + sC_1 \text{ESR}_1) \quad (8)$$

$$Z_{LC}(I_2 \hat{d} + D \hat{i}_2) = \frac{V_{in}}{D} \hat{d} - Z_{Le} \cdot D \hat{i}_2 \quad (9)$$

$$\begin{aligned} Z_{LC} &= (sL_1 + \text{DCR}_1) \parallel ((1/sC_1) + \text{ESR}_1), \quad r_e = \text{DCR}_1 \parallel \text{ESR}_1, \quad Z_{Le} = s \frac{L_2}{D^2} + \frac{\text{DCR}_2}{D^2} + \frac{D'}{D} r_e \\ &= s \frac{L_2}{D^2} + \frac{\text{DCR}_2}{D^2} + \frac{D'}{D} (\text{DCR}_1 \parallel \text{ESR}_1) \end{aligned} \quad (10)$$

$$G_{id_buck} = \frac{s^2 C_1 L_1 (V_{in} - I_2 D \cdot \text{ESR}_1) + s [V_{in} C_1 (\text{ESR}_1 + \text{DCR}_1) - I_2 D (L_1 + C_1 \cdot \text{ESR}_1 \cdot \text{DCR}_1)] + V_{in} - I_2 D \cdot \text{DCR}_1}{D^2 \cdot \left[s^3 C_1 L_1 \frac{L_2}{D^2} + s^2 C_1 \left(L_1 \cdot \text{ESR}_1 + \frac{L_2}{D^2} \cdot (\text{ESR}_1 + \text{DCR}_1) + L_1 \left(\frac{\text{DCR}_2}{D^2} + \frac{D'}{D} r_e \right) \right) + s \left(\frac{L_2}{D^2} + C_1 (\text{ESR}_1 + \text{DCR}_1) \left(\frac{\text{DCR}_2}{D^2} + \frac{D'}{D} r_e \right) + L_1 + C_1 \cdot \text{ESR}_1 \cdot \text{DCR}_1 \right) + \frac{\text{DCR}_2}{D^2} + \frac{D'}{D} r_e + \text{DCR}_1 \right]} \quad (11)$$




Fig. 8. Loop gain of boost mode at different operating points.




Fig. 9. Analog control for smooth transition.




Fig. 10. Digital control for smooth transition.

defined value of 200 V and the output voltage is the peak voltage of the grid, 340 V.

In order to achieve smooth waveform in transition between boost and buck modes, an offset of the sawtooth ramp right on top of the buck-mode PWM modulator needs to be applied to boost mode as shown in Fig. 9. The high gain of buck mode can be realized by shrinking the amplitude of the ramp for buck mode. As a result, universal control for both modes can be achieved. If a digital signal processor (DSP) is employed as a controller, smooth transition between the two modes can be achieved in various ways by taking advantage of flexible algorithm implementation. For example, in our test-bed system, the signal after compensator is deducted by a unit as shown in Fig. 10 in order to achieve smooth transition between the two modes.

Table I lists the transfer function derivation results for both boost and buck modes. It can be seen that the inductor value is the dominant factor to the resonant frequency, or double-pole frequency. If L_1 can be reduced, the double-pole position, which is considered as the frequency wall of bandwidth, will be pushed to higher frequency. Moreover, the gain will increase as well, and also the Q factor will be reduced accordingly as shown in Fig. 11(a), which benefits the high-bandwidth design for the boost mode. However, decreasing L_2 will keep the same double-pole position and have higher Q factor, which would not help controller design. As a result, small L_1 and large L_2 are preferred from the design point of view.

B. Interleaved Scheme and Implementation Method

If the switching frequency can be increased so that a smaller inductance is utilized, the system will be easier to compensate and more stable. However, the efficiency may decrease in this case. In order to keep high efficiency and stability, an interleaved-boost-cascaded-with-buck converter is proposed. Fig. 12 shows the complete circuit diagram. The model of such a circuit is similar to that of the circuit shown in Fig. 4, so the same model derived in this section can be used for compensator design. The maximum power point tracking can be implemented as an outer loop with lower bandwidth control, providing the magnitude of the output current reference [32]–[35]. Figs. 13 and 14 show analog and digital control diagram.

IV. ANALYSIS OF THE MIDDLE CAPACITOR AND CCM/DCM OPERATION

A. Middle Capacitor C_L Analysis

The middle capacitor C_L also impacts Q factor and double-pole frequency. Large C_L leads to small Q but low-frequency double pole. Also from the power decoupling point of view, as shown in Fig. 15, large C_L leads to large pulsating input power which means large C_{in} is needed to decouple the power, which is not expected. In our case, 2 μF is chosen for C_L

$$\begin{aligned} p_o(t) &= v_o(t) \cdot i_{L_2}(t) = V_o \sin \omega t \cdot I_{L_2} \sin \omega t \\ &= V_o \cdot I_{L_2} \frac{1 - \cos 2\omega t}{2} \end{aligned} \quad (12)$$

$$\begin{aligned} p_c(t) &= C_L \frac{dv_c(t)}{dt} \cdot v_c(t) \\ &= \begin{cases} C_L \frac{d(V_o \sqrt{1 - \cos 2\omega t/2})}{dt} \cdot V_o \sqrt{\frac{1 - \cos 2\omega t}{2}} & \text{if } V_{PV} < v_o(t) \\ C_L \frac{dV_{PV}}{dt} \cdot V_{PV} = 0 & \text{if } V_{PV} > v_o(t) \end{cases} \end{aligned} \quad (13)$$

TABLE I
BODE PLOT PARAMETERS DERIVATION

BOOST MODE		BUCK MODE		
Double-pole position	Q	Double-pole position	Double-zero position	Q
$s = \pm \sqrt{\frac{L_2 D^2 + L_1}{C_1 L_1 L_2}} j$	$Q \approx \frac{\sqrt{(L_2 \cdot D^2 + L_1) L_1}}{D^2 C_1 L_2 ESR_1}$	$s = \pm \sqrt{\frac{L_2 + L_1 \cdot D^2}{C_1 L_1 L_2}} j$	$s = \frac{[L_2 D \cdot L_1 / V_m - C_1 \cdot (ESR_1 + DCR_1)] \pm \sqrt{4 C_1 L_1 j}}{2 C_1 L_1}$	$Q \approx \frac{\sqrt{L_1 (2 L_2 + L_1 \cdot D^2)}}{C_1 L_2 ESR_1 + DCR_1}$




Fig. 11. (a) Boost inductance L_1 's impact on boost mode bode plot G_{id_boost} .
(b) Buck inductance L_2 's impact on boost mode bode plot G_{id_boost} .

$$p_{in}(t) = p_c(t) + p_o(t)$$

$$= \begin{cases} C_L \frac{d \left(V_o \sqrt{(1 - \cos 2\omega t / 2)} \right)}{dt} \cdot V_o \sqrt{\frac{1 - \cos 2\omega t}{2}} \\ + V_o \cdot I_{L_2} \frac{1 - \cos 2\omega t}{2} & \text{if } V_{PV} < v_o(t) \\ V_o \cdot I_{L_2} \frac{1 - \cos 2\omega t}{2} & \text{if } V_{PV} > v_o(t). \end{cases} \quad (14)$$

B. CCM, DCM, and Boundary Condition Analysis

During the buck mode, the input current can be treated as the input filter's inductor's current whose ripple is much reduced from the filtering effect. Similarly, during the boost mode, the output current can be treated as the output filter's inductor's current whose ripple is also much mitigated. Due to this dual filter effect, the DCM mode operation is very rare in the proposed circuit.

In fact, the circuit is always running in CCM mode for the input current in buck mode and output current in boost mode. This also indicates that DCM or boundary mode can happen only in buck mode for output current and in boost mode for input current. Then, it can be analyzed as a normal buck-boost converter. The boundary condition can be derived based on the input current ripple for boost mode and the output current ripple for buck mode as follows:

$$\begin{aligned} \Delta I_{in} &= \frac{1}{2} \cdot \frac{\Delta T}{L} \cdot V = \frac{1}{2} \cdot \frac{(1/f_{sw}) \cdot (1 - (V_{in}/V_o))}{L_{1a}} \cdot V_{in} \\ &= \frac{1}{20} \cdot \frac{V_{in} \cdot V_o - V_{in}^2}{V_o} \end{aligned} \quad (15)$$

$$\begin{aligned} \Delta I_o &= \frac{\Delta T}{L} \cdot V = \frac{(1/f_{sw}) \cdot (1 - (V_o/V_{in}))}{L_2} \cdot V_o \\ &= \frac{1}{20} \cdot \frac{V_{in} \cdot V_o - V_o^2}{V_{in}}. \end{aligned} \quad (16)$$

Based on the aforementioned equations, it is easy to derive that the maximum ripple of an input current happens if $V_{in} = 200$ V and $V_o = 340$ V, then $\Delta I_{in_max} = 4.12$ A. And the maximum ripple of output current happens if $V_{in} = 500$ V and $V_o = 250$ V, then $\Delta I_{o_max} = 6.25$ A. Thus, the boundary power for different input voltages can be obtained as shown in Fig. 16(a) and (b).




Fig. 12. Circuit diagram of the proposed PV inverter.




Fig. 13. Analog control diagram.




Fig. 14. Digital control diagram.





Fig. 15. (a) Pulsating power on input, output, and C_L when C_L is $200 \mu\text{F}$. (b) Pulsating power on input, output, and C_L when C_L is $2 \mu\text{F}$.

It is obvious from Fig. 16(a) and (b) that the input current will go to DCM under very light power condition, which is even lower than 10% of the rated power. And the output current will go to DCM under light power condition as well, which is lower than 20% of the rated power at most of the input voltage. If DCM is not desired, burst mode can be implemented under light power condition [36].

V. SIMULATION AND EXPERIMENTAL RESULTS

The proposed PV inverter along with its closed-loop controller has been simulated in PSIM. Fig. 17(a) and (b) compares the simulation results with different input-voltage conditions. In Fig. 17(a), the input voltage V_{in} is assumed to be 200 V. As can be seen in the figure, buck or boost switch does not work simultaneously. S_{boost} works when V_{in} is smaller than the




Fig. 16. (a) Boundary power condition for an input current with different input voltages. (b) Boundary power condition for output current with different input voltages.




Fig. 18. Test-bed hardware prototype.

TABLE II
DESIGN PARAMETERS

Rated Power	2.5 kW
Grid Voltage	208 V_{ac} / 240 V_{ac}
Grid frequency	60 Hz
Input Voltage	200 – 500 V
Switching frequency	50 kHz




Fig. 17. (a) Simulation results with small input voltage. (b) Simulation results with large input voltage.

instantaneous grid voltage and S_{buck} works when V_{in} is larger than the instantaneous grid voltage. In this case, the ripple current of L_2 during boost mode is smaller than that during buck mode, because L_2 performs as the output filter's inductor of boost converter but performs a normal output inductor of buck converter. Fig. 17(b) shows the simulation results when the input voltage is 400 V. Unlike the previous case, there is no boost mode, and only S_{buck} is working. The voltage on the middle capacitor C_L always is equal to the input voltage since D_{boost} is always conducting.

Fig. 18 shows the photograph of the test-bed hardware prototype. Tables II and III list the design parameters and component selection. DSP TMS320F28335 from Texas Instruments has been implemented in the system. Fig. 19 shows the PWM and the reference control signals. Fig. 20(a) shows the testing results when V_{in} is smaller than the peak of the output voltage and Fig. 20(b) shows the testing results when V_{in} is greater than the peak of the output voltage.

Other than the proposed structure and control method, testing with different control methods with different voltages on C_L has been conducted. Instead of making the middle capacitor C_L 's voltage the same as the grid voltage during boost mode, we should control its voltage constant higher than the grid voltage as shown in Fig. 21. With 1-kW power, the efficiency curves

TABLE III
 COMPONENTS SELECTION

L_{1a}, L_{1b}	200 μ H
L_2	400 μ H
C_B	2 mF
C_L	2 μ F
S_1, S_2, S_3	SPW47N60C3
D_1, D_2, D_3	C3D20060D
S_4, S_B, S_B, S_D	FGH30N60LSD






Fig. 19. Experiment results of PWM signals.



(a)



(b)

Fig. 20. (a) Experimental results with small input voltage. (b) Experimental results with large input voltage.




 Fig. 21. Voltage on C_L for other tested control methods.


Fig. 22. Efficiency curve of boost-buck stage with 1-kW power.

of different input voltages are shown in Fig. 22, which include the proposed solution, different ΔV_{C_link} , and constant V_{C_link} . The results indicate that the peak efficiency reaches 98.5% of the proposed control method. If the conventional two-stage with dc-link control method is used, the first stage's efficiency is only 96.3% at 200 V input voltage. Although the testing is conducted without the unfolding circuit, the loss in this part is small, only around 8 W loss for 1-kW power. If CoolMOS are used in the unfolding circuit, the loss in this part will only be 2.4 W for 1-kW power. Thus, the overall efficiency is still high.

VI. SUMMARY

The derivation of a highly efficient robust residential PV inverter based on a boost-cascaded-with-buck converter along with an unfolding circuit has been presented. The first-stage converter operates in either boost or buck mode, so high efficiency can be achieved. A multiphase interleaved boost stage is proposed to increase the resonant pole frequency by the use of a smaller inductor value. As a result, the control loop bandwidth can be pushed further up to enhance the robustness of the complete system. The proposed circuit along with its controller has been designed, simulated, and tested with a hardware prototype. Finally, the results indicate that the efficiency of the

proposed solution is around 2% higher than the conventional solution under the same condition.

ACKNOWLEDGMENT

The authors would like to thank their partners at FSP-Powerland Technology, Inc., for their valuable contributions. They would also like to thank J. Wang and S. Hou for their efforts on the test-bed setup.

REFERENCES

- [1] J. P. Benner and L. Kazmerski, "Photovoltaics gaining greater visibility," *IEEE Spectrum*, vol. 29, no. 9, pp. 34–42, Sep. 1999.
- [2] R. Billinton and R. Karki, "Capacity expansion of small isolated power systems using PV and wind energy," *IEEE Trans. Power Syst.*, vol. 16, no. 4, pp. 892–897, Nov. 2001.
- [3] J. T. Bialasiewicz, "Renewable energy systems with photovoltaic power generators: Operation and modeling," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2752–2758, Jul. 2008.
- [4] X. Guan, Z. Xu, and Q. S. Jia, "Energy-efficient buildings facilitated by microgrid," *IEEE Trans. Smart Grid*, vol. 1, no. 3, pp. 243–252, Dec. 2010.
- [5] A. Koran, K. Sano, R.-Y. Kim, and J.-S. Lai, "Design of a photovoltaic simulator with a novel reference signal generator and two-stage LC output filter," *IEEE Trans. Power Electron.*, vol. 25, no. 5, pp. 1331–1338, May 2010.
- [6] Y.-M. Chen, H.-C. Wu, Y.-C. Chen, K.-Y. Lee, and S.-S. Shyu, "The AC line current regulation strategy for the grid-connected PV system," *IEEE Trans. Power Electron.*, vol. 25, no. 1, pp. 209–218, Jan. 2010.
- [7] F. Shinjo, K. Wada, and T. Shimizu, "A single-phase grid-connected inverter with a power decoupling function," in *Proc. IEEE Power Electron. Spec. Conf.*, 2007, pp. 1245–1249.
- [8] D. Casadei, G. Grandi, and C. Rossi, "Single-phase single-stage photovoltaic generation system based on a ripple correlation control maximum power point tracking," *IEEE Trans. Energy Convers.*, vol. 21, no. 2, pp. 562–568, Jun. 2006.
- [9] Y. Huang, M. Shen, F. Z. Peng, and J. Wang, "Z-source inverter for residential photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1776–1782, Nov. 2006.
- [10] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
- [11] M. Calais, J. Myrzik, T. Spooner, and V. G. Agelidis, "Inverter for single-phase grid connected photovoltaic systems—An overview," in *Proc. IEEE 33rd Annu. Power Electron. Spec. Conf.*, Feb. 2002, vol. 4, pp. 1995–2000.
- [12] V. Salas and E. Olias, "Maximum power point tracking in the PV grid-connect inverters of 5 kW," in *Proc. 34th IEEE Photovoltaic Spec. Conf.*, 2009, pp. 193–196.
- [13] J. M. Kwon, K. H. Nam, and B. H. Kwon, "Photovoltaic power conditioning system with line connection," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1048–1054, Aug. 2006.
- [14] P. G. Barbosa, H. A. C. Braga, M. do Carmo Barbosa Rodrigues, and E. C. Teixeira, "Boost current multilevel inverter and its application on single-phase grid-connected photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 1116–1124, Jul. 2006.
- [15] M. Armstrong, D. J. Atkinson, C. M. Johnson, and T. D. Abeyasekera, "Auto-calibrating dc link current sensing technique for transformerless, grid connected, H-bridge inverter systems," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1385–1396, Sep. 2006.
- [16] L. Asiminoaei, R. Teodorescu, F. Blaabjerg, and U. Borup, "Implementation and test of an online embedded grid impedance estimation technique for PV inverters," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1136–1144, Aug. 2005.
- [17] B. Yang, W. Li, Y. Zhao, and X. He, "Design and analysis of a grid-connected photovoltaic power system," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 992–1000, Apr. 2010.
- [18] B. K. Bose, P. M. Szczesny, and R. L. Steigerwald, "Microcomputer control of a residential photovoltaic power conditioning system," *IEEE Trans. Ind. Appl.*, vol. IA-21, no. 5, pp. 1182–1191, Sep./Oct. 1985.
- [19] S. Saha and V. P. Sundarsingh, "Grid connected photovoltaic inverter as an industrial product," in *Proc. Eur. Polymer Fed.*, Oct. 1996, pp. 46–51.
- [20] S. Saha and V. P. Sundarsingh, "Novel grid-connected photovoltaic inverter," *Proc. Inst. Elect. Eng.*, vol. 143, pp. 219–224, Mar. 1996.
- [21] D. C. Martins and R. Demonti, "Interconnection of a photovoltaic panels array to a single-phase utility line from a static conversion system," in *Proc. IEEE 31st Annu. Power Electron. Spec. Conf.*, 2000, pp. 1207–1211.
- [22] R. O. Cáceres and I. Barbi, "A boost dc–ac converter: Analysis, design, and experimentation," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 134–141, Jan. 1999.
- [23] N. Vázquez, J. Almazan, J. Álvarez, C. Aguilar, and J. Arau, "Analysis and experimental study of the buck, boost and buck–boost inverters," in *Proc. 30th Annu. IEEE Power Electronics Spec. Conf.*, Charleston, SC, Jun. 27/Jul. 1 1999, pp. 801–806.
- [24] N. Kasa, T. Iida, and H. Iwamoto, "An inverter using buck–boost type chopper circuits for popular small-scale photovoltaic power system," in *Proc. 25th Annu. Conf. IEEE Ind. Electron. Soc.*, San Jose, CA, Nov./Dec. 1999, pp. 185–190.
- [25] W. Chien-Ming, "A novel single-stage full-bridge buck–boost inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 150–159, Jan. 2004.
- [26] S. Jain and V. Agarwal, "A single-stage grid connected inverter topology for solar PV systems with maximum power point tracking," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1928–1940, Sep. 2007.
- [27] Y. Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, "Topologies of single phase inverters for small distributed power generators: An overview," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1305–1314, Sep. 2004.
- [28] X. Yuan and Y. Zhang, "Status and opportunities of photovoltaic inverters in grid-tied and micro-grid systems," in *Proc. Power Electron. Motion Control Conf.*, 2006, pp. 1–4.
- [29] T. Kerekes, M. Liserre, R. Teodorescu, C. Klumpner, and M. Sumner, "Evaluation of three-phase transformerless photovoltaic inverter topologies," *IEEE Trans. Power Electron.*, vol. 24, no. 9, pp. 2202–2211, Sep. 2009.
- [30] K. Ogura, T. Nishida, E. Hiraki, M. Nakaoka, and S. Nagai, "Time-sharing boost chopper cascaded dual mode single-phase sine wave inverter for solar photovoltaic power generation system," in *Proc. IEEE 35th Annu. Power Electron. Spec. Conf.*, 2004, vol. 6, pp. 4763–4767.
- [31] F. Tian, H. Al-Atrash, R. Kersten, C. Scholl, K. Siri, and I. Batarseh, "A single-staged PV array-based high-frequency link inverter design with grid connection," in *Proc. Appl. Power Electron. Conf. Expo.*, 2006, pp. 19–23.
- [32] İ. Sefa and Ş. Özdemir, "Multifunctional interleaved boost converter for PV systems," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jul. 2010, pp. 951–956.
- [33] H. Patel and V. Agarwal, "MPPT scheme for a PV-fed single-phase single-stage grid-connected inverter operating in CCM with only one current sensor," *IEEE Trans. Energy Convers.*, vol. 24, no. 1, pp. 256–263, Mar. 2009.
- [34] H. Ribeiro, F. Silva, S. Pinto, and B. Borges, "Single stage inverter for PV applications with one cycle sampling technique in the MPPT algorithm," in *Proc. 35th Annu. Conf. IEEE Ind. Electron.*, 2009, pp. 842–849.
- [35] D. Li, F. Gao, P. C. Loh, P. Wang, and Y. Tang, "Transient maximum power point tracking for single-stage grid-tied inverter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 313–318.
- [36] Z. Zhao, K.-H. Wu, and J.-S. Lai, "Utility grid impact with high penetration PV micro-inverters operating under burst mode using simplified simulation model," in *Proc. Energy Convers. Congr. Expo.*, 2011, pp. 3928–3932.




Zheng Zhao (S'10) received the B.S. and M.S. degrees in electrical engineering from Jilin University, Changchun, China, and University of California-Irvine, Irvine, in 2005 and 2006, respectively.

She is currently working toward the Ph.D. degree as a Research Assistant at the Future Energy Electronics Center, Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, VA. Her research interests include high efficiency grid-tied inverter and renewable energy power conditioning systems.




Ming Xu (M'02–SM'04) received the B.S. degree from the Nanjing University of Aeronautics and Astronautics, Nanjing, Jiangsu, China, in 1991, and the M.S. and Ph.D. degrees from the Zhejiang University, Zhejiang, China, in 1994 and 1997, respectively, all in electrical engineering.

Between 2000 and 2009, he was with Center for Power Electronics Systems, Virginia Polytechnic Institute and State University Virginia Tech, as a Research Professor and Associate Professor. He is currently the CEO of FSP-Powerland Technology, Inc., Nanjing. He holds 26 U.S. patents, 8 Chinese patents, and 10 U.S. patents pending. He has coauthored one book and published more than 140 technical papers in journals and conferences. His research interests include high-frequency power conversion, distributed power system, power factor correction techniques, low-voltage high-current conversion techniques, high-frequency magnetic integration, and modeling and control of converters.



Qiaoliang Chen (S'05) was born in 1979. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2001, 2004, and 2008, respectively.


From May 2010 to November 2010, he was a Visiting Scholar at the Center of Power Electronics Systems, Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg. He is currently Director of the Xi'an Branch of FSP-Powerland Technology, Inc., Nanjing, Jiangsu, China. His research interests include PV inverter, high-frequency power-conversion technology, and high-density high-efficiency power supplies and packaging technologies. He holds five U.S. patents pending and one Chinese patent pending.



Jih-Sheng (Jason) Lai (S'85–M'89–SM'93–F'07) received the M.S. and Ph.D. degrees in electrical engineering from the University of Tennessee, Knoxville, in 1985 and 1989, respectively.

From 1980 to 1983, he was the Head of the Electrical Engineering Department of the Ming-Chi Institute of Technology, Taipei, Taiwan, where he initiated a power electronics program and received a grant from his college and a fellowship from the National Science Council to study abroad. In 1986, he became a staff member of the University of Tennessee, where he taught control systems and energy conversion courses. In 1989, he joined the Electric Power Research Institute (EPRI) Power Electronics Applications Center (PEAC), where he managed EPRI-sponsored power electronics research projects. Starting in 1993, he worked with the Oak Ridge National Laboratory as the Power Electronics Lead Scientist, where he initiated a high-power electronics program and developed several novel high-power converters including multilevel converters and soft-switching inverters. He is currently a Professor and Director of the Future Energy Electronics Center, Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, VA. His main research interests include high-efficiency power electronics conversions for high power and energy applications. He has published more than 240 technical papers and two books, and received 20 U.S. patents.

Dr. Lai's work brought him several distinctive awards including a Technical Achievement Award in Lockheed Martin Award Night, three IEEE IAS Conference Paper Awards, Best Paper Awards from IECON-97, IPEC-05, and PCC-07. His student teams won three awards from future energy challenge competitions and the first place award in the TI Enginuous Prize Analog Design Competition. He also chaired the 2000 IEEE Workshop on Computers in Power Electronics (COMPEL 2000), the 2001 IEEE/DOE Future Energy Challenge, and the 2005 IEEE Applied Power Electronics Conference and Exposition (APEC 2005).



Younghoon Cho (S'10) was born in Seoul, Korea, in 1980. He received the B.S. degree from Konkuk University, Seoul, Korea, in 2002, and the M.S. degree from Seoul National University, Seoul, in 2004, both in electrical engineering. He is currently working toward the Ph.D. degree at Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, VA.

From 2004 to 2009, he was an Assistant Research Engineer at Hyundai MOBIS R&D Center, Yongin, Korea. His current research interests include digital control techniques for power electronic converters in vehicle and grid applications, multilevel converters, and high performance motor drives.