# Efficient Sequential Switching Hybrid-Modulation Techniques for Cascaded Multilevel Inverters

C. Govindaraju and K. Baskaran, Member, IEEE

Abstract—This paper presents four different sequential switching hybrid-modulation strategies and compared for cascaded multilevel inverters. Hybrid-modulation strategies represent combinations of fundamental-frequency modulation and multilevel sinusoidal-modulation (MSPWM) strategies, and are designed for performance of the well-known alternative phase opposition disposition, phase-shifted carrier, carrier-based space-vector modulation, and single-carrier sinusoidal-modulations. The main characteristic of these modulations are the reduction of switching losses with good harmonic performance, balanced power loss dissipation among the devices with in a cell, and among the series-connected cells. MSPWM and its base modulator design are implemented on a TMS320F2407 digital signal processor (DSP). Complex programmable logic device realizes hybrid-modulation algorithm with base pulsewidth modulation (PWM) circulation, and is integrated with DSP for sequential switching hybrid PWM generation. The proposed modulations can be easily extended to three phase, and higher level inverters, operates with same physical structure of the power module. The feasibility of these hybrid modulations are verified through spectral analysis, power loss analysis, simulation, and experimental results.

Index Terms-Cascaded multilevel inverter (CMLI), digital signal processor (DSP), harmonic analysis, hybrid modulation, power loss analysis.

## I. INTRODUCTION

ULTILEVEL inverters (MLIs) are finding increased attention in industries as a choice of electronic power conversion for medium voltage and high-power applications, because improving the output waveform of the inverter reduces its respective harmonic content and, hence, the size of the filter used and the level of electromagnetic interference (EMI) generated by switching operation [1]. Various multilevel inverter (MLI) structures are reported in the literature, and the cascaded MLI (CMLI) appears to be superior to other inverter topologies in application at high power rating due to its modular nature of modulation, control and protection requirements of each fullbridge inverter (FBI) [2]. CMLI synthesizes a medium voltage output based on a series connection of power cells that use standard low-voltage component configurations. This characteristic

Manuscript received May 15, 2010; revised Augest 27, 2010; accepted October 11, 2010. Date of current version July 22, 2011. Recommended for publication by Associate Editor J. R. Rodriguez.

C. Govindaraju is with the Department of Electrical and Electronics Engineering, Government College of Engineering, Salem 636011, India (e-mail: govindcraju@rediffmail.com).

K. Baskaran is with the Department of Computer Science and Engineering, Government College of Technology, Coimbatore 641013, India (e-mail: baski 101@vahoo.com).

Digital Object Identifier 10.1109/TPEL.2010.2089064

A S1 v S2D2

Fig. 1. Schematic diagram of the inverter topology used to verify the proposed hybrid modulations.

allows one to achieve high-quality output voltages and input currents and also outstanding availability due to their intrinsic component redundancy [3]. The power circuit for a five-level inverter topology is shown in Fig. 1 used to examine the proposed modulation techniques.

Many new modulations have been developed to cater the growing number of MLI topologies. They are aimed at generating a stepped switched waveform that best approximates an arbitrary reference signal with adjustable amplitude, frequency, and phase fundamental component that is usually a sinusoid in steady state. Since the modulation scheme is intended to be used in high-power converters, the main figures of merit pursued are high power quality and minimum switching frequency. These two requirements compete with each other, and therefore, it is considered one of the major challenges in MLI technology [4].

Most of the modulation methods developed for MLI is based on multiple-carrier arrangements with pulsewidth modulation (PWM). The carriers can be arranged with vertical shifts (phase disposition, phase opposition disposition, and alternative phase opposition disposition (APOD) PWM), or with horizontal displacements (phase-shifted carrier (PSC) PWM) [5]. Space-vector modulation (SVM) is also extended for the MLI operation, offers good harmonic performance [6]. These



high-frequency methods produce high-frequency stepped voltage waveforms that are easily filtered by the load and, therefore, present very good reference tracking and low current harmonic distortion. However, this is also the reason for high switching losses, which is undesirable in high-power applications. As a result, fundamental-frequency modulation methods have been preferred. Selective harmonic elimination (SHE) has the advantage of having very few commutations per cycle and is, therefore, the one that achieves better efficiency [7]. Nevertheless, offline calculations are necessary, making dynamic operation, and closed-loop implementation not straightforward. In addition, SHE becomes unfeasible with the increase of the number of levels, since it is directly related to the number of angles, hence equations that need to be solved.

A few publications are available in the area of hybrid modulation to improve the performance of the MLI. Zaragoza *et al.* have proposed hybrid modulation for the neutral point clamped converter to control low-frequency voltage oscillations, which fails the power-loss reduction [8]. Massoud *et al.* introduced mapped hybrid SVM for reducing digital signal processor (DSP) execution time with SVM advantages [9]. In [10], space-vector-based hybrid PWM technique is reported to reduce current ripple.

This paper addresses the issue to reduce the switching loss of multilevel sinusoidal-modulation (MSPWM) schemes with low computational overhead. Also, it covers the methodology for equal power dissipation among the power devices, and the power modules. Architecture for Complex Programmable Logic Device (CPLD) implementation with only logical elements is presented adopting sequential switching hybrid-modulation (SSHM) algorithm with PWM circulation. Although only the five-level case is presented here, the proposed method can be equally applied to any number of voltage levels, any number of phases, and switching transitions.

The paper is organized in the following way. Section II briefly describes review of MSPWM schemes suitable for CMLI. The proposed modulations with generalized structure for *N*-level case are discussed in the Section III. Section IV presents power loss analysis of a CMLI with these modulations. Section V presents the spectrum analysis of output voltage waveforms for higher level inverter operation. Section VI illustrates the experimental verification of SSHM including the discussion on the results. Finally, some conclusions are presented in Section VII.

## II. REVIEW OF MSPWM SCHEMES

Unipolar carrier-based N-level PWM operation consists of (N-1)/2 different carriers, same as the number of FBI cells (K = (N-1)/2). The carriers have the same frequency  $f_c$ , the same peak-to-peak amplitude  $A_c$ , and disposed. The major MSPWM schemes: APOD, PSC, carrier-based SVM (CB-SVM), and single-carrier sinusoidal modulation (SCSPWM) are reviewed. Fig. 2 shows the sinusoidal reference and carrier signals for five-level PWM operation.

The modulation index for MSPWM is defined as  $M = A_m/KA_c$ . The modulation frequency ratio is given as  $m_f = f_c/f_o$ , where  $f_o$  is fundamental frequency. For APOD, all car-



Fig. 2. Sinusoidal reference and carriers of MSPWM operation.

riers are phase opposition by  $180^{\circ}$  from its adjacent carrier. SCSPWM is a result of multiple sinusoidal-modulating signals with a fundamental frequency  $f_o$  and amplitude of  $A_m$  and one carrier signal [11].

For *N*-level SCSPWM, *K* numbers of modulation signals have the same frequency and amplitude with dc bias of  $A_c$ , as a difference between these signals. PSC modulation is to retain sinusoidal reference waveforms for the two phase legs of each FBI that are phase shifted by 180° and to then phase shift the carriers of each bridge to achieve additional harmonic sideband cancellation around the even carrier multiple groups [12]. The carriers for five-level PSC-PWM is defined as

and

$$C_1' = A_c y_c(f_c', 0)$$

$$C_2' = A_c y_c(f_c', \pi/2)$$
 (1)

where  $f'_c = f_c/4$ . The carriers are shifted by  $2\pi/(N-1)$  incrementally. The normalized triangular carrier  $y_c$  is mathematically defined as

$$y_c(f_c, \varphi) = (-1)^{[\theta]}(\theta \mod 2) - 1) + \frac{1}{2}, \qquad \theta = \frac{2\pi f_c t + \varphi}{\pi}$$
(2)

where  $\varphi$  represents the phase angle of carrier.

SVM is intrinsically a digital technique for generating switching angles, offers relatively good performance at low modulation ratio. But, the SVM becomes very difficult to achieve when the levels increases. To simplify the SVM, several methods have been proposed in recent years: such as decomposing the multilevel SVM to two-level SVMs [13], implementing the SVM in a 60° coordinates [14]. However, it is complex in some steps yet, such as selection of switching-state. Therefore, some researchers studied the relationship between SVM and MSPWM and try to use carrier-based PWM to achieve SVM's performance. Some techniques using common-mode injection in MSPWM are developed to close to SVM [15].

Yao *et al.* suggested that these techniques are harmonically equivalent, with the best spectral performance being achieved when the nearest three space vector states are selected with the middle two vectors centered in each half carrier switching interval [16]. This strategy is known as CBSVM. It is derived from the addition of a common offset voltage to the three-phase references. This will center the active space-vectors in the switching period, and hence match the carrier modulation to get optimized SVM [17].

The offset voltage  $V_{\rm off}'$  for multilevel operation can be calculated as

$$V_{\rm off} = -\frac{\max{(V_a, V_b, V_c)} + \min{(V_a, V_b, V_c)}}{2}$$
(3)

$$V'_{k} = (V_{k} + V_{\text{off}} + V) \mod \left(\frac{2V}{N-1}\right), \qquad k = a, b, c \quad (4)$$

$$V'_{\rm off} = \frac{V}{N-1} - \frac{\max\left(V'_a, V'_b, V'_c\right) + \min\left(V'_a, V'_b, V'_c\right)}{2}.$$
 (5)

The modified phase references are obtained by adding  $V_{\text{off}}$  and  $V'_{\text{off}}$  to the reference waveform  $V_a, V_b$ , or  $V_c$ .

## III. PROPOSED SEQUENTIAL SWITCHING HYBRID MODULATION

## A. Basic Principle of This Modulation

Hybrid modulation is the combination of fundamentalfrequency modulation (FPWM) and MSPWM for each inverter cell operation, so that the output inherits the features of switching-loss reduction from FPWM, and good harmonic performance from MSPWM. In this modulation technique, the four switches of each inverter cell are operated at two different frequencies; two being commutated at FPWM, while the other two switches are modulated at MSPWM, therefore the resultant switching patterns are the same as those obtained with MSPWM. A sequential switching scheme is embedded with this hybrid modulation in order to overcome unequal switching losses, and therefore, differential heating among the power devices. A simple base PWM circulation scheme is also introduced here to get resultant hybrid PWM circulation makes balanced power dissipation among the power modules. Fig. 3 shows the general structure of the proposed SSHM scheme. It consists of modulation base generator, base PWM circulation module, and hybrid-modulation controller (HMC) to generate new modulation pulses.



Fig. 3. Scheme of proposed sequential switching hybrid modulation.



Fig. 4. Block diagram of five-level base modulator for: (a) HAPOD, (b) HSC-SPWM, (c) HCBSVM, and (d) HPSC.

#### B. Base-Modulation Design

In this modulation strategy, three base-modulation pulses are needed for each cell operation in a CMLI. A sequential switching pulse (SSP) (A) is a square-wave signal with 50% duty ratio and half the fundamental frequency. This signal makes every power switch operating at MSPWM, and FPWM sequentially to equalize the power losses among the devices. FPWM (B) is a square-wave signal synchronized with the modulation waveform; B = 1 during the positive half cycle of the modulation signal, and B = 0 during negative half cycle. An SSP and FPWM pulses are same for all inverter cells. MSPWMs (C or D) for each cell, differs depends upon the type of carrier and modulation signals used. The block diagram representation of base modulator design is shown Fig. 4 (a)–(d).

APOD modulation pulses for cell-I (C) is obtained from the comparison between unipolar modulation waveform and carrier, while APOD for cell-II (D) is generated from the



Fig. 5. Scheme of base PWM circulation: (a) five-level and (b) N-level operation.

comparison between modulation waveform and carrier with dc bias of  $-V_c + 2A_c$ . The modulation signals with dc bias of  $-A_c$ are compared with single carrier to define SCSPWM pulses. CBSVM is based on a comparison of the modified sinusoidal reference ( $V_a + V_{off} + V'_{off}$ ) with each carrier to determine the voltage level that the inverter should switch to. PSC pulses are based on the comparison of modulation waveform with the corresponding PSC waveform for every cell in a CMLI.

# C. Base PWM Circulation

For long operating-time expectancy, it is important to share the power loss among every module, and furthermore, to every power device in the cell. This is one of the key issues the modulation should cover. A simple base PWM circulation scheme introduced here to get resultant HPWM circulation among the power modules. The scheme of five-level base PWM circulation is shown in Fig. 5 (a), consists of two 2:1 multiplexer, and selects one among the two PWMs based on the select clock signal. The clock frequency is  $f_o/4$ , makes the time base for PWM circulation from one module to another. After two fundamentalfrequency periods, the order is changed so that the first module HPWM becomes the second module, the second becomes the third, etc., while the last module HPWM shifts to the first.

*N*-level PWM circulation scheme is presented in Fig. 5 (b), which consists of clock generator, modulo-*K* counter, and a multiplexer circuit. Modulo-*K* counter makes control signals for multiplexer to select appropriate input PWM channel. Multiplexer circuit consists of  $(K \times K: 1)$  module for PWM selection, and it selects the PWM channel based on control signals. This PWM circulation is based on simple multiplexer logic circuits, which makes the applicability of the algorithm very effective in a CPLD. The principle of the HPWM circulation is illustrated in Fig. 6, where the modules alternately participate in the HPWM operation and the corresponding phase voltage is presented at the same instant.

## D. Hybrid-Modulation Controller

HMC combines SSP, FPWM, and MSPWM that produces SSHM pulses. It is designed by using a simple combinational logic and the functions for a five-level HPWM are expressed as

$S1 = ABC' + \overline{A}B$		$S1' = ABD' + \overline{A}B$	
$S2 = \overline{A}BC' + \overline{A}\overline{B}$	and	$S2' = \overline{A}BD' + \overline{A}\overline{B}$	(6)
$S3 = \overline{A}\overline{B}C' + A\overline{B}$		$S3' = \overline{A}\overline{B}D' + A\overline{B}$	
$S4 = \overline{A}BC' + AB$		$S4' = \overline{A}BD' + AB$	

where A is an SSP, B is an FPWM, C' is an MSPWM for cell-I and D' is an MSPWM for cell-II.

In Fig. 6, it is shown that each gate pulse is composed of both FPWM and MSPWM. If SSP A = 1, then S1, S2, S1', and S2' are operated with MSPWM, while S3, S4, S3', and S4' are operated at FPWM. If SSP A = 0, then S1, S2, S1', and S2' are operated at FPWM, while S3, S4, S3', and S4' are operated with MSPWM. Since A is a sequential signal, the average switching frequency amongst the four switches is equalized. Voltage stress and current stress of power switches in each cell is inherently equalized with this modulation. After every two fundamental periods, the HPWM pattern is changed so that the first module (S1, S2, S3, and S4) becomes the second module (S1', S2', S3', and S4'), and the second one shifts to the first, and is shown in Fig. 6. It can be observed from the waveforms of Vh1 and Vh2 that the implementation of HPWM circulation makes the inverter modules operate at same average switching frequency with the same conduction period. As a result, all inverter cells operate in a balanced condition with the same power-handling capability and switching losses.

As it is concluded from Fig. 6, the resultant inverter switching is same as the type of MSPWM used. In addition to that, the



Fig. 6. Five-level sequential switching HAPOD pulses.

FPWM operates in parallel with MSPWM, this leads to the switching frequency of the power devices being reduced. Thus, their switching losses also decrease.



Fig. 7. Scheme of N-level sequential switching HCBSVM.

# E. Generalized N-Level Sequential Switching Hybrid Modulation

For completeness, the generalized formulation of SSHM that suits for N-level inverter is presented. The SSP and FPWM pulses for each phase are same for all cells. MSPWM is different that depends upon the type of carrier and modulation signals. For N-level operation, K numbers of MSPWMs are developed as follows.

Base APOD pulses are generated by comparsion of modulation signal with (N-1)/2 triangular carriers independently. The amplitude of the modulation signal  $(A_m)$  is modified based on the inverter level, therefore  $A_m = (N-1)MA_c/2$ . The dc-bias offset difference between carriers is  $2A_c$ . A sinusoidal-modulating signal is then compared with each PSC signals separately to generate K number of PSC modulation pulses. N-level SCSPWM is developed based on the point of intersection between single carrier and the sampled modulation signals. The modulation signals for five-level SCSPWM can be described as

$$S1(t) = A_m \sin\left[\omega t + \frac{\pi}{m_f}\right]$$
(7)

$$S2(t) = A_m \sin\left[\omega t + \frac{\pi}{m_f}\right] - A_c \tag{8}$$

where angular frequency  $\omega = \frac{2\pi}{m_f}$ . The straight line equation for the carrier can be expressed as

$$C(t) = -2A_c f_c t + hA_c, \qquad h = 1, 2, 3, \dots$$
 (9)

A generalized equation to generate the ith SCSPWM pulses for a CMLI of any level N is given by

$$\alpha_u(i) = \frac{1}{2f_c} \left[ (2i + u - 2) - \frac{A_m}{A_c} \sin(\omega(i - 1) + \frac{\pi}{m_f}) \right]$$
(10)

where *i* represents a position of each modulated pulses ( $i = 1, 2, 3, ..., m_f/2$ ) and u = 1, 2, ..., K, represents which FBI is being referred to. The scheme of HCBSVM generation is illustrated in Fig. 7.

The proposed hybrid-modulation algorithm is applicable for any MSPWM. The generalized formulation of a combinational



Fig. 8. Block diagram for three-phase five-level HCBSVM controller.

logic used for HPWM that suits for each cell is given by

$$S_{u1} = ABZ + \overline{A}B, \qquad S_{u2} = \overline{A}BZ + \overline{A}\overline{B}$$
  

$$S_{u3} = \overline{A}\overline{B}Z + A\overline{B}, \qquad S_{u4} = \overline{A}BZ + AB$$
(11)

where Z is MSPWM for Kth FBI. An independent HMC is used to mix an SSP, FPWM and its corresponding MSPWM for developing SSHM pulses in Kth cell. Similarly, SSHM pulses are developed for all cells of the CMLI. Totally, 4K gate pulses per phase are developed to operate N-level inverter.

#### F. Extended to Three-Phase Systems

The proposed modulation controller is modular structure so that can be easily extended for three-phase systems. Basemodulation pulses for each phase is identical, defined based on type of MSPWM used. Three-phase APOD pulses are generated throughout the comparison between the respective phase references and (N-1)/2 carriers. For multilevel SCSPWM, (N-1)/2 modulation signals are compared with single carrier in each phase. FPWM and SSP are to be synchronized with phase references, are same for all cells in every phase. Three base PWM circulation modules are functioned in synchronized with references. For HPSC, PWM circulation can be omitted because it has the feature of inherent balanced power distribution among the cells. Identical HMC used for three phases and its function defined in (11). A three-phase five-level HCBSVM control scheme is represented in Fig. 8. In similar to that other modulations are also extended for three-phase CMLI system.

## **IV. POWER LOSS ANALYSIS**

The semiconductor power losses can be estimated from the characteristic curves, which are presented in the datasheets of each power device [18]. Only conduction and switching losses are considered here for power-loss estimation. The insulated gate bipolar transistors (IGBTs) selected are IRG4BC20SD, in which their maximum ratings are a forward current of 19 A and a direct voltage of 600 V. The carrier frequency  $f_c$  is 1.5 kHz and each cell is connected to 100 V dc supply. The characteristics curves are  $(V_{\text{sat}}(\theta) \times I_l(\theta))$  and  $(E(\theta) \times I_l(\theta))$ , where  $V_{\text{sat}}$  is the ON-state saturation voltage  $(V_{\text{ce}}(\theta)$  for the IGBT and  $V_F(\theta)$  for the diode);  $E(\theta)$  represent the energy losses in one commutation ( $E_{\text{ON}}(\theta)$  is a turn-ON commutation,  $E_{\text{OFF}}(\theta)$  is a turn-OFF commutation, and  $E_{\text{rec}}(\theta)$  is for diode reverse recovery process). Those curves are approximated by an exponential equation using curve-fitting tool of MATLAB. The



Fig. 9. Loss-ratio analysis of HAPOD and APOD fed five-level inverter. (a) Switching loss. (b) Conduction loss. (c) Power loss.



Fig. 10. Harmonic measures of SSHM techniques: (a) THD and (b) WTHD.

## mathematical models obtained for the IGBTs are given by

$$V_{ce} = 0.96e^{0.0016I_l(\theta)} - 0.4654e^{-0.044I_l(\theta)}$$
(12)

$$V_F = 0.6e^{0.002I_l(\theta)} - 0.4258e^{-0.0275I_l(\theta)}$$
(13)

$$E_{\rm rec} = 0.00806e^{-0.000322I_l(\theta)} - 0.0057e^{-0.00446I_l(\theta)}$$
(14)

$$E_{\rm ON} = 0.0041 e^{0.0044 I_l(\theta)} - 0.0037 e^{-0.008 I_l(\theta)}$$
(15)

$$E_{\rm OFF} = 0.0443 e^{0.00021 I_l(\theta)} - 0.0547 e^{-0.00107 I_l(\theta)}$$
(16)

$$I_l(\theta) = M I_{\max} \sin\left(\theta - \phi\right) \tag{17}$$

where  $I_l(\theta)$  is the load current, M is the modulation index, and  $\varphi$  is the load-displacement angle.

Switching losses are generated during the turn-ON and turn-OFF switching processes. The switching loss for every power device  $(P_{sw})$  is obtained by identifying every turn-ON and turn-OFF instants during one reference period as follows:

$$P_{sw} = \frac{1}{T} \sum (E_{\rm ON} + E_{\rm OFF} + E_{\rm rec}).$$
 (18)

Conduction losses are those that occur while the semiconductor device conducts current. It is computed by multiplying the ONstate voltage by ON-state current. The calculation of conduction losses for each semiconductor device is given by

$$P_{\text{cond}T} = \frac{1}{2\pi} \int_{0}^{2\pi} V_{ce}(\theta) I_l(\theta) V_{\text{cmd}}(\theta) \, d\theta \tag{19}$$

$$P_{\text{cond}D} = \frac{1}{2\pi} \int_{0}^{2\pi} V_F(\theta) I_l(\theta) V_{\text{cmd}}(\theta) \, d\theta \tag{20}$$

where  $V_{cmd}(\theta)$  is the HPWM signal of the IGBT.

The power loss is the sum of switching and conduction losses. Fig. 9 (a) shows, for the full range of modulation index and the relative angle of the load currents, the switching-loss ratio of hybrid alternative phase opposition disposition (HAPOD) versus the conventional APOD techniques. It is noted that the surface is always below one, which means that the switching losses are significantly reduced. Fig. 9 (b) shows that the conduction losses are higher. This is because of increased conduction period due to mixing of a FPWM, which is clearly shown in Fig. 6. Lastly, Fig. 9 (c) shows the power-loss ratio between these two methods. Since the switching losses are predominant, the power losses of the proposed modulations are less than those conventional one. The mean value of the power-loss ratio surface is found 0.718 approximately, which means the power-loss reduction is about 28.2%. The best case is produced for a unity power factor and modulation index as one in which the loss saving is about 31%. Even though the power-loss ratio between HAPOD and its own APOD operations are presented, the other proposed modulations make similar power-loss saving with respect its own modulation techniques. In a practical high-power system, switching losses are higher than conduction losses. Therefore, saving switching losses becomes important to improve the efficiency of the system.

## V. SPECTRUM ANALYSIS OF OUTPUT VOLTAGE WAVEFORM

To evaluate the quality of the output voltage waveforms, the values of total harmonic distortion (THD) and weighted THD (WTHD) are calculated up to 50th order of harmonics, as suggested in the IEEE standard 519 [19]

$$\Gamma \text{HD} = \frac{\sqrt{\sum_{n=2}^{50} V_n^2}}{V_1}$$
(21)

WTHD = 
$$\frac{\sqrt{\sum_{n=2}^{50} \left(\frac{V_n}{n}\right)^2}}{V_1}$$
 (22)



Fig. 11. Harmonic spectra of the output voltage waveform in a linear modulation region.

where  $V_1$  is the rms value of the fundamental component voltage, n is the order of harmonics, and  $V_n$  is rms value of the nth harmonic.

It is found that the proposed modulations offer lower THD compared to the conventional one, thus the superiority. Furthermore, it is noted that higher the value of modulation index (M), lower the value of THD. Also, WTHD values are lower when the modulation index is closer to unity and when the carrier frequency increases. Throughout its linear modulation range, hybrid phase shifted carrier (HPSC) has the least harmonic distortion among SSHM schemes.

In order to show the feasibility of the proposed modulations, the spectral analysis was performed by using MATLAB/Simulink software and is plotted in Fig. 11. The load resistance and inductance are  $10 \Omega$  and 15 mH, respectively, and the dc-bus voltage is set at 100 V. The frequency of modulated wave and carrier wave are 50 and 1500 Hz, respectively, and the inverter is operated with linear modulation region (M = 0.85).

In Fig. 11(a) and (b), the harmonic cancellation up to the sidebands around the carrier frequency is achieved in the voltage waveform and the first significant harmonic is the 19th as



Fig. 12. Experimental setup for five-level SSHM controller implementation.

predicted for HAPOD operation. In Fig. 11(c) and (d), the lower order harmonics are absent and the fundamental is controlled at the predefined value.

It is interesting to note that the next significant harmonic will be 21st for HSCSPWM. The significant harmonics are 23, 29, 31, and 37, which are high frequency, with the rms values under 11% of the fundamental term. This inverter operates with odd frequency ratio, produces even sideband harmonics and for even frequency ratio, produces odd sideband harmonics. Furthermore, harmonics at the carrier and the multiples of carrier frequency do not exist at all. From the voltage spectrum in Fig. 11(e) and (f), the amplitude of the lower order harmonics are very low and same fundamental value is achieved. In Fig. 11(g) and (h), complete harmonic cancellation of the switching harmonics up to  $4f_c$  carrier group sideband harmonics in the voltage is obtained, together with the expected cancellation of the triplen harmonics from the  $4f_c$  carrier group sidebands.

## VI. EXPERIMENTAL RESULTS AND DISCUSSION

The functional block diagram of SSHM controller implementation for a five-level inverter is shown in Fig. 12. The inverter is made with eight IGBT switches with internal antiparallel diodes. Texas instruments TMS320F2407 DSP is chosen for MSPWM generation as it has dedicated PWM units that utilize high-speed counters/timers with accompanying compare registers. The base-modulation pulses, such as FPWM, SSP, and MSPWM pulses, are generated with an accuracy of 20  $\mu$ s.

Hybrid modulation and base PWM circulation algorithms are implemented in Xilinx CPLD XC95108 IC. CPLD controller combines FPWM, SSP, and MSPWM pulses to generate SSHM pulses. A switching dead time of 1  $\mu$ s is introduced in the CPLD hardware. The optically coupled isolators MCT2E are used to provide an electrical isolation between the Xilinx CPLD controller and the power circuit. Four high-voltage high-speed IGBT drivers (IR2112) are used to provide proper and conditioned gate pulses to the power devices.



Fig. 13. Experimental results of phase voltage waveforms of (a) HAPOD, (b) HSCSPWM, (c) HPSC, and (d) HCBSVM, respectively. Spectrum of the phase voltage waveform of (e) HAPOD, (f) HSCSPWM, (g) HPSC, and (h) HCBSVM, respectively.

A digital real-time oscilloscope (Tektronix TPS2024) is used to display and capture the output waveforms and with the feature of the fast Fourier transform (FFT), the spectrum of the output voltage is obtained for different operating points as discussed hereafter. The proposed SSHM strategies, such as HAPOD, HSCSPWM, HCBSVM, and HPSC, are investigated. Selected experimental results were obtained and validated the simulation results. Fig. 13(a)–(d) shows the phase voltage waveform of the SSHM schemes with standard modulation region (M =0.9). Fig. 13 (e)–(h) shows the experimental voltage spectra for HAPOD, HSCSPWM, HPSC, and HCBSVM operation, respectively. These experimental results illustrate that SSHM methods are able to achieve the dual performance of switching-loss reduction and good output performance of the inverter. A comparison of these spectra with simulation results confirms that these modulation schemes make good harmonic performance, which is a feasible solution for CMLI.

## VII. CONCLUSION

In this paper, a new family of SSHM techniques for CMLI, operating at a lower switching frequency is proposed. The proposed technique is applied to well-known MSPWM schemes; APOD, PSC, CBSVM, and SCSPWM. Compared to conventional MSPWM schemes, less number of commutations and considerable switching-loss reduction is obtained while achieving the same fundamental voltage tracking. The harmonic performance of the SSHM schemes are analyzed in the entire range of modulation index and it seems to be good. An efficient sequential switching and PWM circulation techniques are embedded with these hybrid modulations for balanced power dissipation among the power devices within a cell and for seriesconnected cells. Combinational logic-based HMC is compact and easily realized with CPLD. These modulations can be easily extended to higher voltage level through the generalization process and implementation possible with existing CMLI structures. Analyses, simulations, and experimental results demonstrated the superiority of the proposed system.

## REFERENCES

- J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [2] J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [3] M. Malinowski, K. Gopakumar, J. Rodríguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [4] R. Gupta, A. Ghosh, and A. Joshi, "Switching characterization of cascaded multilevel-inverter-controlled systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1047–1058, Mar. 2008.
- [5] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867, Aug. 2002.
- [6] N. Celanovic and D. Boroyevich, "A fast space vector modulation algorithm for multilevel three-phase converters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 637–641, Mar. 2001.
- [7] Z. Du, L. M. Tolbert, and J. N. Chiasson, "Active harmonic eliminationfor multilevel converters," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 459–469, Mar. 2006.
- [8] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, P. Ibanez, and J. L. Villate, "A comprehensive study of a hybrid modulation technique for the neutral point clamped converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 294–304, Feb. 2009.
- [9] A. M. Massoud, S. J. Finney, and B. W. Williams, "Mapped hybrid spaced vector modulation for multilevel cascaded type voltage source inverters,," *IET Power. Electron.*, vol. 1, no. 3, pp. 318–335, 2008.
- [10] G. Narayanan, D. Zhao, H. K. Krishnamoorthy, R. Ayyanar, and V. T. Ranganathan, "Space vector based hybrid PWM techniques for reduced current ripple," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1614–1628, Apr. 2008.
- [11] M. S. A. Dahidah and V. G. Agelidis, "Single carrier sinusoidal PWM equivalent selective harmonic elimination for a five level voltage source inverter," *Electr. Power Syst. Res.*, vol. 78, no. 1, pp. 1826–1836, Nov. 2008.

- [12] R. Naderi and A. Rahmati, "Phase shifted carrier PWM technique for general cascaded inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1257–1269, May 2008.
- [13] A. Gupta and A. Khambadkone, "A space vector PWM scheme for multilevel inverters based on two-level space vector PWM," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1631–1639, Oct. 2006.
- [14] S. Wei, B. Wu, F. Li, and C. Liu, "A general space vector PWM control algorithm for multilevel inverters," in *Proc. Appl. Power Electron. Conf. Exposition (APEC)*, Piscataway, NJ, 2003, vol. 1, pp. 562–568.
- [15] B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1293–1301, Nov. 2003.
- [16] W. Yao, H. Hu, and Z. Lu, "Comparisons of space vector modulation and carrier based modulation of multilevel inverter," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 45–51, Jan. 2008.
- [17] J. H. Kim, S. K. Sul, and P. N. Enjeti, "A carrier based PWM method with optimal switching sequence for a multilevel four-leg voltage source inverter," *IEEE Trans. Ind. Applic.*, vol. 44, no. 4, pp. 1239–1248, Jul. 2008.
- [18] C. Govindaraju and K. Baskaran, "Performance analysis of cascaded multilevel inverter with hybrid phase-shifted carrier modulation," *Aust. J. Electr. Electron. Eng.*, vol. 7, no. 2, pp. 121–132, Jun. 2010.
- [19] C. Govindaraju and K. Baskaran, "Efficient hybrid carrier based space vector modulation for cascaded multilevel inverter," *J. Power Electron.*, vol. 10, no. 3, pp. 277–284, May 2010.



**K. Baskaran** (M'03) received the B.E. in electrical and electronics engineering from Annamalai University, Annamalai Nagar, India, in 1989, the M.E. degree in computer science engineering from Bharathiar University, Coimbatore, India, in 2002, and the Ph.D. degree in computer networks from Anna University, Chennai, India, in 2006.

Since 1990, he has been engaged in various capacities in the Department of Technical Education, Tamilnadu. He is currently an Associate Professor in the Department of Computer Science and Engi-

neering, Government College of Technology, Coimbatore. His current research interests include adhoc networks, network security, and electrical system control.

Dr. Baskaran is a member of the Indian Society for Technical Education.



**C. Govindaraju** received the B.E. degree in electrical and electronics engineering from the Government College of Engineering, Salem, India, in 1999, and the M.E. degree with distinction in power electronics and drives in 2002 from Anna University, Chennai, India, where he is currently working toward the Ph.D. degree in the field of energy-efficient modulation techniques for multilevel inverters.

He is currently an Assistant Professor in the Department of Electrical and Electronics Engineering,

Government College of Engineering. His research interests include energy-efficient modulation methods, multilevel inverters, renewable energy systems, and power quality.