Practical Design and Implementation Procedure of an Interleaved Boost Converter Using SiC Diodes for PV Applications

Carl Ngai-Man Ho, *Member, IEEE*, Hannes Breuninger, *Member, IEEE*, Sami Pettersson, *Member, IEEE*, Gerardo Escobar, *Senior Member, IEEE*, Leonardo Augusto Serpa, *Member, IEEE*, and Antonio Coccia, *Member, IEEE*

Abstract—The implementation of an interleaved boost converter (IBC) using SiC diodes for photovoltaic (PV) applications is presented in this paper. The converter consists of two switching cells sharing the PV panel output current. Their switching patterns are synchronized with 180° phase shift. Each switching cell has a SiC Schottky diode and a CoolMOS switching device. The SiC diodes provide zero reverse-recovery current ideally, which reduces the commutation losses of the switches. Such an advantage from the SiC diodes enables higher efficiency and higher power density of the converter system by reducing the requirement of the cooling system. This paper presents also an optimization study of the size and efficiency of the IBC. Based on 1) the steady-state characteristic of the topology; 2) the static and dynamic characteristics of the switching cells; 3) the loss model of the magnetic components; and 4) the cooling system design, the paper provides a set of design criteria, procedures, and experimental results for a 2.5 kW IBC prototype using SiC diodes.

Index Terms—Diode, interleaved boost converter (IBC), MOS-FET, power semiconductor, photovoltaic (PV), silicon carbide (SiC).

I. INTRODUCTION

S ILICON carbide (SiC) represents a breakthrough in silicon technology because it allows a larger energy gap. SiC is classified as a wide-band-gap (WBG) material, and it is becoming the mainstream material for power semiconductors [1], [2]. Among the different types of power semiconductors, the power diode was the first device to adopt SiC technology, which was commercialized years ago. The main advantages are the high-breakdown voltage and the small reverse-recovery current. Some research has proven that SiC Schottky diodes are superior to Si-based diodes in device characteristics [3]–[5]. As a result, higher efficiency and higher power density can be brought to power electronic systems in different applications [6]–[8].

Manuscript received August 9, 2011; revised October 8, 2011; accepted November 15, 2011. Date of current version March 16, 2012. Part of the work described in this paper has been published in ECCE-Asia 2011. Recommended for publication by Associate Editor T. Shimizu.

The authors are with ABB Switzerland, Ltd., Corporate Research, Baden-Dättwil 5405, Switzerland (e-mail: carl.ho@ch.abb.com; Hannes.Breuninger@ stud.uni-karlsruhe.de; sami.pettersson@ch.abb.com; gerardo.escobar@ch.abb. com; leonardo.serpa@ch.abb.com; antonio.coccia@ch.transport.bombardier. com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2011.2178269



Fig. 1. Dual-stage topology for PV inverter using IBC.

The market for residential photovoltaic (PV) inverters is becoming highly competitive. PV manufacturers are competing to increase the efficiency for every 0.1%. From the maximum power point tracking (MPPT) algorithm point of view, the existing methods, such as perturbation and observation (P&O) and incremental conductance (IncCond), can track the maximum power point properly and the dynamic response is good enough to deal with changes in temperature and irradiation [9], [10]. From the hardware point of view, there are 2 DoFs in an inverter design used to improve the efficiency, namely semiconductor and topology. As the topology is limited by the issue of common mode voltage, the options of transformerless topologies are limited [11]. With regard to the semiconductor, high voltage and low current ratings for residential PV inverters are required. The commercialized SiC diodes are acceptable in this particular application from the electrical performance point of view. However, it is well known that SiC increases the overall cost of components. Moreover, a single diode replacement without any optimization cannot effectively improve the system efficiency. Instead it may prolong the payback time from electricity savings to compensate for the cost of the PV inverter. Thus, the right selection of topology and peripheral devices, such as switches, passive devices, and cooling systems, is important in order to maximize the benefits of using SiC diodes in a power electronics system.

Fig. 1 shows a typical dual power stage single-phase transformerless PV inverter [11]–[14]. It is formed by two converters: 1) a dc–dc converter for MPP tracking and dc-link voltage stabilizing (referred to as a preregulator) and 2) a dc– ac inverter for injecting ac power into the grid. It is a well known fact that the I-V characteristics of PV panel vary with the environment, such as temperature and irradiation. For general purpose single-phase inverter for low-power residential PV

TABLE I Specifications of a Boost Converter for Single-Phase PV Inverters Prefegulation

Parameter	Parameter Value		Value
Nominal Input Voltage Range of MPPT	125V - 650V	Max. Input voltage	800V
Nominal Output Voltage	400V	Rated Output Power	2.5kW
Operating Frequency	$\geq 16 \mathrm{kHz}$	Input Current Ripple	10% of $I_{\rm in, max}$
Max. Ambient Temp.	50°C	Max. Junction Temp.	125°C

installation, the variation range of panel MPP voltage is typically from 125 to 650 V. And the absolute open-circuit voltage can be as high as 800 V. Although the inverter does not convert energy at this voltage, the breakdown voltage of semiconductors and capacitors has to deal with the voltage level. Besides, the dc-link voltage $V_{\rm dc}$ has to be higher than the peak of the grid voltage, e.g., 400 V. Thus, there are two operating modes in the energy converting process to reduce the losses in the PV inverter. They are as follows:

Mode 1: The PV panel output voltage is from 125 to 400 V, the dc–dc converter boosts up the dc-link voltage to 400 V and it handles the MPPT function.

Mode 2: The PV panel output voltage is from 400 to 650 V, the dc–dc converter bypasses by the diode, DB. The PV panel is directly connected to the inverter and the inverter takes over the MPPT function.

Moreover, both power stages have to operate at/or higher than 16-kHz switching frequency for residential PV inverters, in order to avoid acoustic noise generated by the inductors. Another limitation of the converter design is that the input current variation cannot be too large, otherwise the operating point is not stable at the MPP of PV. Table I summarizes the typical operating conditions of residential PV inverters.

This paper presents a practical design and implementation procedure for an interleaved boost converter (IBC) using SiC Schottky diodes in a residential PV preregulator application. It must be noted that this represents an example of the use of the method and procedure. It can be extended to optimize the dc–ac inverter. The design goal is to maximize the efficiency in the system and the design criteria are in agreement with the typical specification of single-phase PV inverters in Table I. The design procedure is based on the basic analysis of the steady-state characteristics of the topology and the semiconductor switching behavior. The further optimization for the passive devices and cooling system can be obtained based on the previously analyzed results. Fig. 2 shows the flow chart of the design steps. Experimental results in a 2.5 kW IBC prototype using SiC diodes are provided to show the performance of the optimized prototype.

II. REVIEW OF STEADY-STATE CHARACTERISTICS OF IBC

IBC consists of "*n*" single boost converters connected in parallel, i.e., *n*-phase, to share the handled power. In this paper, the two-phase IBC, shown in Fig. 1, is considered. Notice that the results can be easily extended to *n*-phases. In the case of



Fig. 2. Design procedure for prototyping the optimized IBC.

the two-phase IBC, the two switches *S*1 and *S*2 are controlled with 180° phase shift. By using this circuit structure and modulation scheme, the advantage of antiphase ripple cancellation of both inductors can be achieved. The amplitude of the input current ripple is smaller compared to a single boost converter. This makes the topology very attractive for PV preregulator applications. However, as the voltage of the PV string can reach 800 V, then in a purely silicon (Si) design, the converter suffers from reverse-recovery losses and commutation losses. SiC diodes are used to solve this problem because they have practically negligible reverse recovery and have a high-breakdown voltage.

In principle, the IBC is formed by two independent boost switching units. For each boost switch unit, there are two switching states.

- 1) Switch is ON. The current in the inductor starts to rise, while the diode is blocking.
- Switch is OFF. The inductor starts to discharge and transfer the current via the diode to the load.

The following are the most important parameters used to study the steady-state characteristic of the IBC.

1) Boost Ratio: The boosting ratio of the converter is a function of the duty ratio. It is the same as in a conventional boost converters. It is defined by the duty ratio

$$\frac{V_{\rm dc}}{V_{\rm in}} = \frac{1}{1-D} \tag{1}$$

where V_{dc} is the output voltage, V_{in} is the input voltage, and D is the duty ratio.

2) *Input Current*: The input current can be calculated by the input power and the input voltage

$$I_{\rm in} = \frac{P_{\rm in}}{V_{\rm in}}.$$
 (2)

3) Inductor Current Ripple Peak-to-Peak Amplitude: The inductor current ripple peak-to-peak amplitude can be

determined by

$$\Delta I_{L1,L2} = \frac{V_{\rm in} \cdot D}{f_{\rm sw} \cdot L} \tag{3}$$

where f_{sw} is the switching frequency and L is the inductance.

4) Relationship Between Input Current Ripple Peak-to-Peak Amplitude and Inductor Current Ripple Peak-to-Peak Amplitude: As with most interleaved converters, the minimum input ripple occurs at a duty cycle of 0.5. This is due to the 180° phase difference between the two boost cells [15], [16]. There are two operating modes which can be defined by the inductor current behaviors.

- 1) Mode 1 (D > 0.5): Over a specific period of time the current in both inductors rises.
- 2) Mode 2 (D < 0.5): Over a specific period of time both inductors discharge.

Consequently, the input current ripple peak-to-peak amplitude is given by

$$\Delta I_{\rm in} = \frac{V_{\rm dc} - 2 \cdot V_{\rm in}}{f_{\rm sw} \cdot L} \cdot \begin{cases} -D, & \frac{{\rm if}}{D} D \le 0.5\\ 1 - D, & \frac{{\rm if}}{D} D > 0.5. \end{cases}$$
(4)

5) Operating Currents in Semiconductors: Fig. 3 shows the typical waveforms of one leg of the IBC and the semiconductor loss distribution in one switching cycle. Ideally, the input current is evenly shared by the two switching cells. It means that half of the input current is flowing in each leg, i.e., $I_{in}/2$. Thus

$$i_{D,\text{off}} = i_{F,\text{on}} = \frac{I_{\text{in}} + \Delta I_{L1,L2}}{2}$$
 (5)

$$i_{D,\text{on}} = i_{F,\text{off}} = \frac{I_{\text{in}} - \Delta I_{L1,L2}}{2}$$
 (6)

where $i_{D,\text{off}}$ and $i_{D,\text{on}}$ are drain currents of the MOSFETs at turn-off and turn-on transients, respectively. $i_{F,\text{off}}$ and $i_{F,\text{on}}$ are operating currents of the diodes at turn-off and turn-on transients, respectively.

The RMS values of the current flowing through the semiconductors are given by

$$I_{D,RMS} = \sqrt{\left(i_{D,on}^{2} + \frac{i_{D,on} \cdot \Delta I_{L1,L2}}{2} + \frac{\Delta I_{L1,L2}^{2}}{3}\right) \cdot D} (7)$$

 $I_{F,RMS} =$

$$\sqrt{\left(i_{F,\text{off}}^{2} + \frac{i_{F,\text{off}} \cdot \Delta I_{L1,L2}}{2} + \frac{\Delta I_{L1,L2}^{2}}{3}\right) \cdot (1-D)}.$$
(8)

Based on (1)–(8), the inductance, the inductor losses, and the semiconductors losses can be determined.

III. INDUCTORS

In modern power electronics systems, magnetic components play a very important role with regard to storage and filtering. In



Fig. 3. Typical waveform of one leg of the IBC at rated power.

the operating principle of a boost converter, the inductor is used to transform the energy from the input voltage to the inductor current and to convert it back from the inductor current to the output voltage. Fig. 1 shows that there are two independent inductors in an IBC. In principle, the two inductors are identical in order to balance the current in the two boost cells. In this section, the design and implementation of the inductors are presented as well as the loss model of the inductors provided for the overall system loss estimation.

A. Determination of Inductor Value

According to the specifications in Table I, the boost converter operates when the input voltage is in the range from 125 to 400 V. Based on (1), the corresponding duty ratio range is 0 to 0.69. Fig. 4 shows a typical profile of the input ripple peak-topeak amplitude against the duty ratio in an IBC, which can be determined using (4). It shows that the maximum amplitude of the input current ripple occurs at 0.25 duty ratio in the specified operating range. Thus, based on Table I and from (1) to (4), the inductor value can be determined by

$$L = \left[\frac{V_{\rm in} \cdot D \cdot \left(2 - (1 - D)^{-1}\right)}{f_{\rm sw} \cdot 0.1 \cdot (P_{\rm in, max}/V_{\rm in, min})}\right]_{D=0.25}.$$
 (9)

Finally, the resulting inductance per inductor is 1.5 mH and two inductors are used in the IBC.



Fig. 4. Input current ripple current versus duty cycle.

TABLE II SUMMARY OF INDUCTOR DESIGN

Symbol	Description	Value	Unit					
	Input Parameters							
I _{L1,L2_max}	Peak current per leg:	12.2	А					
$I_{L1,L2}$	Average current per leg	10.4	А					
	Data Sheet Parameters							
f_W	Window fill factor	0.4						
J_{\max}	Maximum current density	5	A/mm ²					
B _{max}	Maximum peak flux density	1.4	Т					
$A_{\rm C}$	Core cross section of AMCC-20	270	mm ²					
W_A	Window Area of AMCC-20	650	mm ²					
п	Number of turns	50						
μ_0	Vacuum permeability	4π x 10 ⁻⁷	H/m					
Output Parameters								
l_g	Air gap	0.053	cm					
A_W	Cross section of wire	2.5	mm ²					

B. Implementation

The main assembling components of an inductor are core and wire. The material of the core for the operating frequency can be ferrite, iron powder, and Metglas. Among the materials, Metglas provides a very high saturation flux density due to the iron-based amorphous alloy 2605SA1 [17]. Thus, the size and core loss can be minimized compared to the other materials. In the paper, the Metglas C-Core AMCC-20 and Litz wire (25 mm \times 0.355 mm) have been selected based on the loss and size consideration. Two inductors have been implemented based on the design procedures in [18]. The practical design consideration will be discussed in Section VII. The summary of the inductor design and implementation is shown in Table II.

C. Inductor Loss Model

The losses in practical inductors can be divided in two main categories: copper loss and core loss. The copper loss depends on the length, thickness, and material of the wire. The core loss mainly appears in the air gap of the magnetic components. The loss model and equations are based on [18]. Please refer to

TABLE III Parameters of Inductor Losses

Symbol	Description	Unit	value
T_{a}	Maximum ambient temperature	50	°C
ΔT	Rise of temperature	30	°C
T_{max}	Maximum temperature $T_a + \Delta T$	80	°C
a,b,c,d	Geometrical values for core	11, 13, 50, 30	mm
$ ho_{20}$	Resistivity @ T=20°C	17.24x10 ⁻⁶	Ω mm
α_{20}	Resistance temperature coefficient @ T=20°C	0.0042	1/K
Runit	Resistance per unit length	5.36	$\mu\Omega/mm$
MTL	Mean Turn Length	134	mm
Ω_{tot}	Total resistance of copper windings	35	mΩ
$\Delta I_{L1,L2}$	Current ripple per leg @125V, 2500W	3.58	А
B_{ac}	AC flux in air gap @125V, 2500W	210	mT
wt	Weight of the core	0.337	kg
f	Frequency in kHz	16	kHz

Table III where all symbols used in the following equations are defined.

1) Copper Loss: The resistance per unit length R_{unit} , of conductor is given by

$$R_{\text{unit}} = \frac{\rho_{20} \left[1 + \alpha_{20} (T_{\text{max}} - 20) \right] \cdot n}{b \cdot c \cdot f_w}.$$
 (10)

Notice that *a*, *b*, *c*, and *d* are the geometrical values for the core. "*a*" is the width of the core leg, "*b*" and "*c*" are the width and height of the window, respectively, the "*c*" is the thickness of the core. The detail geometry is given in [18]. Besides, the maximum operation temperature T_{max} , has been taken into account in (10). Consequently, the result for the copper loss considers the temperature at 80 °C in the whole operating range. This is the worst case of the inductor temperature.

For the calculation of the total resistance, the mean turn length, MTL, is approximated as follows:

$$MTL = 2 \cdot (a + 2b + d). \tag{11}$$

Therefore, the total resistance Ω_{tot} , is given by

$$\Omega_{\rm tot} = R_{\rm unit} \cdot {\rm MTL} \cdot n.$$
(12)

Furthermore, a Litz wire was applied to decrease skin and proximity effects. The copper loss can be calculated with the current per leg as follows:

$$P_{\rm cu} = I_{1,2}^2 \cdot \Omega_{\rm tot}.\tag{13}$$

2) Core Loss: The ac flux in the air gap $B_{\rm ac}$, is given by the following equation:

$$B_{\rm ac} = \frac{0.4 \cdot \pi \cdot n \cdot \Delta I_L}{2 \cdot l_q}.$$
 (14)

Consequently, the core loss P_{core} , can be calculated using the "Steinmetz" equation, which is provided by the manufacturer's application note [18], and is given by

$$P_{\rm core} = 6.5 \cdot f^{1.51} \cdot B_{\rm ac}^{1.74} \cdot wt. \tag{15}$$

According to the data sheet, the temperature condition for (15) is 25 °C. It also shows that the core loss variation is lower



Fig. 5. Inductor losses at 80 °C.

than 5% when the temperature changes from 25 to $100 \,^{\circ}$ C. Thus, the assumption that power loss is independent of temperature can be made.

With this result of copper loss, the total loss of two inductors $P_{\rm tot}$, can be estimated as

$$P_{\rm tot} = 2 \cdot (P_{\rm cu} + P_{\rm core}). \tag{16}$$

The results of the losses are shown in Fig. 5, which are based on the parameters in Table III. The copper loss, core loss, and total loss of the inductors at the thermal design point are 3, 8.7, and 23.5 W, respectively. The graph also shows that the core loss is the dominant part of the total losses and could be reduced by using less turns, smaller current ripple, or longer air gap. However, this has not been done in the present design. This is because the specification of the input ripple leads to a fixed inductance value, which causes fixed current ripple per leg. Also the number of turns cannot be decreased because of the saturation issue of the core. A tradeoff thus arises. If lower losses are to be achieved, then a bigger core has to be used to reduce the number of turns, but consequently the size of the core will increase as well.

IV. SEMICONDUCTORS EVALUATION

Semiconductor characterization is the first step in prototyping a power electronic system. Based on the data extracted from the semiconductors, the conduction losses and switching losses of a switching cell operating in a system can be estimated [19], [20]. Moreover, it is important to optimize the system by selecting the most suitable semiconductor devices and gate drive circuits. In this paper, CoolMOS and SiC Schottky diodes were selected as the active switch and diode, respectively. Table IV shows the part numbers and parameters of these devices. The advantages of the CoolMOS are low on-state resistance at low-junction temperature and no "tail" current during the turn-off transients. These result in relatively lower conduction loss and turn-off switching loss compared to IGBTs. Moreover, the SiC diodes bring low reverse-recovery losses and low commutation losses in the switching cell [21], [22], which is advantageous for systems with high-efficiency requirements.

TABLE IV PARAMETERS OF THE EVALUATED DEVICES

Parameters	Symbol -	Dev	T In 14	
		CoolMOS	SiC Diode	Unit
Manufacturer		Infineon	Cree	
Part No.		IPW90R120C3	C2D20120D	
Туре		CoolMOS	Schottky	
Breakdown Voltage	V_{BD}	900	1200	V
Rated Current	I_D	23 (@100°C)	22 (@125°C)	А
Max. Junction Temp.	$T_{J,max}$	150	175	°C
J-C Thermal Resistance	R_{thJC}	0.3	0.48	K/W
Package		TO-247	TO-247	

This section demonstrates the experimental results of the device characterization. It includes the output characteristics of the CoolMOS, the forward characteristic of the SiC diode, and the switching loss chart of one switching cell. An estimated loss breakdown for the semiconductors is included as well.

A. Static Characteristics of Semiconductors

The aim of the static characteristics measurements is to determine the conduction loss of the semiconductors, which will be used in the power electronics system. The Tektronix 371 A Curve Tracer was used to extract the parameters from the semiconductor devices.

Fig. 6 shows the output characteristics of the CoolMOS at different junction temperatures. The on-state resistances are 108, 156, and 250 m Ω at 25, 75, and 125 °C, respectively. This implies that the conduction loss of the CoolMOS dramatically increases at high-junction temperature. Fig. 7 shows the forward characteristics of the SiC Schottky diode as well as the CoolMOS, the diode forward characteristics are temperature dependent with positive coefficient. According to the static characteristics of the devices, 75 °C is a suitable junction temperature for both devices due to the low conduction loss in the semiconductors. In addition, the results show that the static characteristics of the components are close to the given results in the device data sheets.

B. Dynamic Characteristics of Semiconductors

Energy loss information in a switching cell can be extracted by double pulse test setup [23]. It simulates the switching actions of the switching cells in a power electronics system. Generally, the turn-on and turn-off switching loss of the switch and the turn-off switching loss of the diode are considered in the loss measurements as they dominate the loss during transients in the devices. Generally, the inductive switching loss information is not given by the semiconductor data sheet. This is because different combinations of active device and diode will result in different dynamic behaviors. It is hard to provide information by calculation, to estimate the switching losses in the semiconductors. Double pulse test is the usual way to obtain the accurate switching loss information before designing a converter.

Fig. 8 shows the experimental switching loss chart for the switching cell which is listed in Table IV. The testing



Fig. 6. CoolMOS output characteristic with different junction temperatures.



Fig. 7. SiC diode forward characteristic with different junction temperatures.

environment is simulated with an IBC operating, at 400 V dc-link voltage and 75 °C juncture temperature. The switching action time intervals are illustrated in Fig. 3. The chart shows that the reverse-recovery loss in the diode is very low, around 40 μ J at 10 A operation. The reason for this is the use of the SiC Schotkky barrier diodes that brings down the reverse recovery. Meanwhile, it reduces the turn-on transition time of the CoolMOS. Thus, the turn-on switching loss is low as well. Besides, the short turn-off transient time is a significant advantage of CoolMOS. It is proven in the measurements that, the turn-off loss of the CoolMOS is very low compared to IGBTs [21], [22].



Fig. 8. Switching loss chart.

C. Semiconductor Loss Breakdown at Thermal Design Point

As previously mentioned, the main purpose of having the static and dynamic characteristics of the semiconductors is to use this information to predict the semiconductor loss in a power electronics system. Then, an appropriate cooling system can be designed based on the losses breakdown at the thermal design point, i.e., $P_{\rm in} = 2.5$ kW, $V_{\rm in} = 125$ V, and D = 0.6875. Notice that the semiconductors produce the highest loss at this point.

1) Conduction Losses: $L, \Delta I_{L1,L2}$, and $i_{D,on}$ are determined in (9), (3), and (6), respectively. Out of these, $I_{D,RMS}$ is obtained by (7). The conduction loss of the CoolMOS is determined by

$$P_{M_{\rm con}} = I_{D,\rm RMS} \cdot V_{\rm DS} \tag{17}$$

where $V_{\rm DS}$ can be determined using Fig. 6 for the corresponding $I_{D,\rm RMS}$.

Similarly, $I_{F,RMS}$ is obtained by (8). The conduction loss of the diode is determined by

$$P_{D_con} = I_{F,RMS} \cdot V_F. \tag{18}$$

where V_F can be determined using Fig. 7 for the corresponding $I_{D,RMS}$.

2) Switching Losses: The switching energy losses in the devices are simply determined using Fig. 8 for the corresponding currents. The equations are

$$P_{M \text{-on}} = E_{M,\text{on}}(i_{D,\text{on}}) \cdot f_{\text{sw}}$$
⁽¹⁹⁾

$$P_{M_off} = E_{M,off}(i_{D,off}) \cdot f_{sw}$$
⁽²⁰⁾

$$P_{D_{\rm rr}} = E_{D,\rm rr}(i_{F,\rm off}) \cdot f_{\rm sw}.$$
 (21)

Table V shows the estimated loss breakdown of the switching cell operating in the IBC at 16-kHz switching frequency. It is observed that the reverse-recovery loss $(P_{D_{\rm rr}})$ in the SiC diode is not significant, and the switching losses in the CoolMOS are quite low.

TABLE V LOSS BREAKDOWN OF SEMICONDUCTORS IN IBC

CoolMOS		SiC Diode			Terr		
P_{M_con}	P _{M_on}	P_{M_off}	P _{M_t}	P _{D_con}	P _{D_rr}	P _{D_t}	LOSS
W	W	W	W	W	W	W	W
11.3	2.88	2.4	16.58	5.14	0.64	5.78	44.7



Fig. 9. Simplified thermal resistance network.



Fig. 10. Thermal simulation of designed cooling system.

V. COOLING SYSTEM

There are generally two main components in a cooling system for air-force convection, namely a heat sink and a fan. An aluminum 42-fin heat sink and two cooling fans, SUNON KDE1204PKV2, are used in the system. The thermal model of the cooling system has been created using "Qfin4" software. Based on the semiconductors J-C thermal resistances shown in Table IV and the loss of each device in Table V, the heat sink length can be determined. Fig. 9 shows the simplified thermal resistance network. The graphical simulated results are shown in Fig. 10. The figure shows the placement of the semiconductors, the dimensions of the heat sink and cooling fans, and the heat distribution. According to the simulated results, the maximum junction temperature of the CoolMOS in the system operating in the critical conditions is 76.2 °C. Notice that it is approximately the same as the designed junction temperature of the CoolMOS in Section IV.



Fig. 11. Photograph of the optimized IBC prototype.

TABLE VI TEMPERATURES IN IBC

	TA	$T_{\rm H,Diode}$	$T_{\rm H,Switch}$	$T_{\rm J,Diode}$	$T_{\rm J,Switch}$	Unit	
Simulated	50	60	68	69	76	°C	
Measured	27	42	46	48*	55*	°C	
*The second seco						-	

*The value is estimated.

VI. EXPERIMENTAL VERIFICATIONS

A laboratory prototype has been built based on the design procedures presented in the paper. The prototype is shown in Fig. 11. It shows all boards and components in the converter. The dimensions of the prototype are $L150 \times W170 \times H150$ mm.

The loss prediction in Sections III and IV for the inductors and the semiconductors in the critical conditions, 125-V input voltage and 2.5-kW output power, are 23.5 and 44.7 W, respectively. As a result, the measured system loss was 69 W. It is 0.8 W higher than the prediction, which is not significant. The reasons for this difference are as follows. First, the ambient temperature was not at 50 °C, thus the semiconductors were not working at the desired junction temperature of 75 °C. As a result, the loss of MOS-FET is slightly different from the calculated values. Second, the losses of sensors, relays, and other passive devices have not been taken into account in the simulation. Nevertheless, the measured temperatures are shown in Table VI. The temperature information shows that the cooling system is designed properly. The measured case temperature of the CoolMOS has around 22 °C of difference with respect to the simulated result in Fig. 9, while the ambient temperatures have 23 °C of difference.

Fig. 12 shows the switching waveforms when the system is working in the critical conditions. It shows that the current waveforms of i_{L1} and i_{L2} are 180° out of phase, and they are almost in the even sharing mode. In fact, the distribution of the currents in the two switching cells is highly dependent on the parameters of the inductors and semiconductors. Besides, the input current is the sum of the two inductor currents. The current ripple amplitude is around 3.2 A, which matches (3). Fig. 13 shows the waveforms when the system is operating



Fig. 12. Measured current waveforms of IBC at 2.5 kW, 125 V and D = 0.6875.



Fig. 13. Measured current waveforms of IBC at 2.5 kW, 200 V and D = 0.5.

at full load and the duty ratio is 0.5. The input current ripple amplitude is zero because of the ripple cancellation between the two inductor currents.

In order to verify the simulated result in the optimizing process, Fig. 14 shows the simulated and measured efficiencies in the completed PV operating range. In the simulation, the semiconductor losses are based on the experimental results shown in Figs. 6-8. The loss estimating program simulates the IBC operating at different input voltages and output powers. The charts show that the results are very similar in most regions, only the efficiency at low power and high-input voltage region are higher than 0.5% difference. The reasons for the difference are that when the output power is very low, the measuring error becomes significant in the efficiency calculation. Moreover, the input parameters of the simulation are in constant temperature condition, however, in practice, the temperature is changing simultaneously with the output power. Although the simulation results are slightly different with respect to the experimental results, they provide a very good overview for the system behaviors before the experiment is carried out.

Fig. 15 shows the European efficiency of the IBC operating in a PV system. The solid line is the optimized IBC using Cool-MOS devices and SiC diodes. In contrast, another optimized IBC using commercial IGBTs and SiC diodes has been implemented and measured. The dash line shows the result of this latter system. It can be seen that the CoolMOS device provides 1% efficiency improvement compared to the IGBT, when SiC diodes are applied to the IBC. This illustrates the importance of an appropriate semiconductor selection.

VII. DISCUSSIONS

A. Optimal Inductor Design

Loss, size, and cost of an inductor are always a tradeoff in the inductor design. There are no restricting criteria to guide engineers to design inductors to achieve an optimum design. The design should depend on the available physical dimensions and the loss optimization. Typically, there are two degrees of freedom in an inductor design to fit into the system, namely



Fig. 14. Efficiencies in the whole PV system operating range. (a) Simulated. (b) Measured.



Fig. 15. European efficiency of the IBC.



Fig. 16. Inductor design curves.

turns optimization and core selection. Fig. 16 shows the loss response of different inductor designs which can be used in the PV preregulator in the paper. All design points in the chart were calculated from (10) to (16). The optimal number of turns of the AMCC16B, AMCC20, and AMCC25 cores is 68, 63, and 70 turns, respectively. Based on the analysis, AMCC25 is the most suitable core due to the lowest loss. However, actual physical dimensions need to be considered in the practical design. As the inductors were to be located at the air flow output of the heat sink, which is shown in Fig. 11, then the total length of two cores could not be longer than the length of the heat sink (155 mm). Unfortunately, the total length of two AMCC25 is longer than the heat sink length. Therefore, AMCC20 core has been selected in this design, since the length of each core is 72 mm according to the data sheet [18]. With the local optimization, AMCC20 core with 63 turns is the theoretical design point of the inductor. However, the air gap should be minimized in the inductor, since a large air gap generates extra power losses and a rise in the conductor temperature, which is caused by the air gap fringing flux [24]. Therefore, a minimum numbers of turns and the shortest air gap were designed in the inductor. Finally, the loss difference between practical and theoretical inductor design point was 2 W based on (16). This difference is, however, not significant from the full system efficiency point of view.

B. Optimal Switching Frequency Selection

It is well known that the switching losses in the system can be reduced by using SiC semiconductors. Therefore, high efficiency can be achieved with high-switching frequency in converters. The switching frequency optimization of the IBC is shown in Fig. 17. It illustrates that the optimal switching frequency is 11 kHz. However, it has been mentioned that the minimum switching frequency of the application must be 16 kHz to avoid acoustic noise. Thus, the optimal switching frequency was fixed at 16 kHz due to the lowest total loss in the system within the usable frequency bandwidth.



Fig. 17. Losses in IBC with switching frequency variation.

VIII. CONCLUSION

This paper has presented a complete design and implementation procedure for the IBC prototype using SiC diodes. The design criteria were based on four aspects: topology, semiconductors, magnetic devices, and cooling system. The steady-state characteristics of the IBC have been studied and the semiconductor losses have been experimentally obtained. Based on this, the optimized cooling system was designed to dissipate effectively the semiconductor losses. Moreover, the loss model of the magnetic devices was determined, thus the overall system's size and efficiency could be further optimized. The experimental results were similar to the simulated results in terms of junction temperature and efficiency. In conclusion, the converter with CoolMOS devices and SiC diodes is very suitable for PV preregulator applications because of the minimized system loss and size reductions.

REFERENCES

- M. Bhatnagar and B. J. Baliga, "Comparison of 6 H-SiC, 3 C-SiC, and Si for power devices," *IEEE Trans. Electron Devices*, vol. 40, no. 3, pp. 645–655, Mar. 1993.
- [2] Q. Zhang, R. Callanan, M. K. Das, S.-H. Ryu, A. K. Agarwal, and J. W. Palmour, "SiC power devices for microgrids," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 2889–2896, Dec. 2010.
- [3] A. Elasser, M. H. Kheraluwala, M. Ghezzo, R. L. Steigerwald, N. A. Evers, J. Kretchmer, and T. P. Chow, "A comparative evaluation of new silicon carbide diodes and state-of-the-art silicon diodes for power electronic applications," *IEEE Trans. Ind. Appl.*, vol. 39, no. 4, pp. 915–921, Jul. 2003.
- [4] M. M. Hernando, A. Fernández, J. García, D. G. Lamar, and M. Rascón, "Comparing Si and SiC diode performance in commercial AC-to-DC rectifiers with power-factor correction," *IEEE Trans. Ind. Electron.*, vol. 53, no. 2, pp. 705–707, Apr. 2006.
- [5] B. Ozpineci and L. M. Tolbert, "Characterization of SiC schottky diodes at different temperatures," *IEEE Power Electron. Lett.*, vol. 1, no. 2, pp. 54–57, Jun. 2003.
- [6] G. Spiazzi, S. Buso, M. Citron, M. Corradin, and R. Pierobon, "Performance evaluation of a Schottky SiC power diode in a boost PFC application," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1249–1253, Nov. 2003.
- [7] A. M. Abou-Alfotouh, A. V. Radun, H. Chang, and C. Winterhalter, "A 1-MHz hard-switched silicon carbide DC–DC converter," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 880–889, Jun. 2006.

- [8] B. Ozpineci, M. Chinthavali, A. Kashyap, L. M. Tolbert, and A. Mantooth, "A 55 kW three-phase inverter with Si IGBTs and SiC Schottky diodes," *IEEE Trans. Ind. Appl.*, vol. 45, no. 1, pp. 278–285, Jan./Feb. 2009.
- [9] Y.-H. Ji, D.-Y. Jung, J.-G. Kim, J.-H. Kim, T.-W. Lee, and C.-Y. Won, "A real maximum power point tracking method for mismatching compensation in PV array under partially shaded conditions," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1001–1009, Apr. 2011.
- [10] A. K. Abdelsalam, A. M. Massoud, S. Ahmed, and P. N. Enjeti, "High-performance adaptive perturb and observe MPPT technique for photovoltaic-based microgrids," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1010–1021, Apr. 2011.
- [11] Q. Li and P. Wolfs, "A review of the single phase photovoltaic module integrated converter topologies with three different DC link configurations," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1320–1333, May 2008.
- [12] Y. Fang and X. Ma, "A novel PV microinverter with coupled inductors and double-boost topology," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 3139–3147, Dec. 2010.
- [13] D.-Y. Jung, Y.-H. Ji, S.-H. Park, Y.-C. Jung, and C.-Y. Won, "Interleaved soft-switching boost converter for photovoltaic power-generation system," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1137–1145, Apr. 2011.
- [14] B. Yang, W. Li, Y. Zhao, and X. He, "Design and analysis of a gridconnected photovoltaic power system," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 992–1000, Apr. 2010.
- [15] Y.-C. Hsieh, T.-C. Hsueh, and H.-C. Yen, "An interleaved boost converter with zero-voltage transition," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 973–978, Apr. 2009.
- [16] L. Huber, B. T. Irving, and M. M. Jovanovic, "Open-loop control methods for interleaved DCM/CCM boundary boost PFC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1649–1657, Jul. 2008.
- [17] N. DeCristofaro, "Amorphous metals in electric-power distribution applications," *MRS Bull.*, vol. 23, no. 5, pp. 50–56, May 1998.
- [18] "Power factor correction inductor design for switched mode power supplies using Metglas Powerlite C-Cores," Metglas Application Guides. Available: http://www.metglas.com/downloads/apps/pfc.pdf.
- [19] Y. Ren, M. Xu, J. Zhou, and F. Lee, "Analytical loss model of power MOSFET," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 310–318, Mar. 2006.
- [20] Y. Xiong, S. Sun, H. Jia, P. Shea, and Z. J. Shen, "New physical insights on power MOSFET switching losses," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 525–531, Feb. 2009.
- [21] Z. Liang, B. Lu, J. D. van Wyk, and F. C. Lee, "Integrated CoolMOS FET/SiC-diode module for high performance power switching," *IEEE Trans. Power Electron.*, vol. 20, no. 3, pp. 679–686, May 2005.
- [22] L. Lorenz, G. Deboy, and I. Zverev, "Matched pair of CoolMOS transistor with SiC-Schottky diode–advantages in application," *IEEE Trans. Ind. Appl.*, vol. 40, no. 5, pp. 1265–1272, Sep./Oct. 2004.
- [23] C. Ho, F. Canales, A. Coccia, and M. Laitinen, "A circuit-level analytical study on switching behaviors of SiC diode at basic cell for power converters," in *Proc. IEEE Ann. Meeting Ind. Appl. Soc.*, Oct. 2008, pp. 1–8.
- [24] J. Fletcher, B. Williams, and M. Mahmoud, "Airgap fringing flux reduction in inductors using open-circuit copper screens," *IEE Proc.-Electr. Power Appl.*, vol. 152, no. 4, p. 990-996, Jul. 2005.



Carl Ngai-Man Ho (M'07) received the B.Eng. and M.Eng. double degrees and the Ph.D. degree in electronic engineering from the City University of Hong Kong, Kowloon, Hong Kong, in 2002 and 2007, respectively. His Ph.D. research was focused on the development of dynamic voltage regulation and restoration technology.

From 2002 to 2003, he was a Research Assistant at the City University of Hong Kong. From 2003 to 2005, he was an Engineer at e.Energy Technology Ltd., Hong Kong. In May 2007, he joined ABB

Corporate Research, Ltd., Baden-Dättwil, Switzerland, where he is currently a Principal Scientist and Project Manager of PV inverter research projects. He owns several patents in the area of energy saving and renewable energy conversion. His research interests include renewable energy conversion technologies, power quality, modeling and control of power converters, and characterization of wide bandgap power semiconductor devices and their applications.



Hannes Breuninger (M'09) received the Diploma degree in mechatronical engineering from the Karlsruher Institute of Technology (KIT), Karlsruhe, Germany, in 2011. For his diploma thesis he focused on control systems for automotive clutches to reduce judder.

From 2009 to 2010, he was an Intern at ABB Corporate Research, Ltd., Baden-Dättwil, Switzerland. His tasks implied design, implementation and performance verification of dc-dc converters for PV applications. Since 2011, he has been a Testing Engi-

neer with an automobile supplier, Brose, Hallstadt, Germany, and is responsible for test coordination and validation processes in the development department. His studies were focused on power electronic systems and feedback control systems. He worked on design and implementation topics for multilevel converters in his student research project.



Leonardo Augusto Serpa (M'04) received the B.S. and M.S. degrees in electrical engineering from the Federal University of Santa Catarina, Florianopolis, Brazil, in 2002 and 2004, respectively, and the Ph.D. degree in power electronics from the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, in 2007, and the MBA degree from Cass Business School, London, U.K., in 2011.

Between July and December 2001, he was an Intern at the Center for Power Electronics Systems (CPES) in Virginia. From 2007 to 2010, he was a

Principal Scientist at ABB Corporate Research, Baden, Switzerland, where he led research projects on power electronics for renewable energy sources. He is currently an Assistant Vice President at the Corporate Strategy Group of ABB Management, Zurich, Switzerland.



Sami Pettersson (M'05) received the M.Sc. and D.Sc. degrees in electrical engineering from Tampere University of Technology, Tampere, Finland, in 2004 and 2009, respectively. His research topic at the university was shunt four-wire active power filter topologies and their digital control methods.

From 2003 to 2004, he was a Research Assistant, and from 2004 until 2008, a Research Engineer at the Institute of Power Electronics, Tampere University of Technology. In December 2008, he joined the Power Electronics Systems Group at ABB Corporate

Research, Baden-Dättwil, Switzerland, where he is currently a Principal Scientist and Project Manager of a research project related to renewable energy conversion and industrial motor drive systems. His research interests include modeling, design and optimization of power converter topologies and systems, power quality, as well as control of power converters.



Antonio Coccia (M'06) received the Master and Ph.D. degrees from the University of Naples, Federico II, Italy, in 2001 and 2004. His Ph.D. studies were jointly funded by AnsaldoBreda Transportation Systems, Naples, where he worked on power electronic converters and drives for traction applications.

In 2005, he joined ABB Corporate Research, Baden, Switzerland, as a Scientist in the Power Electronics Systems Group. He was promoted to first Principal Scientist and then to Group Manager of the Power Electronics Systems and Applications Group

in 2007. Since August 2010, he is Department Manager in Vehicle and Systems Engineering together with Bombardier Transportation/Locomotives Division.



Gerardo Escobar (SM'08) received the B.Sc. degree in electromechanical engineering (speciality in electronics) and the M.Sc. degree in electrical engineering (speciality in automatic control), both from the Engineering Faculty of the National University of Mexico, Mexico, in 1991 and 1995, respectively, and the PhD degree from the Signals and Systems Lab. LSS-SUPELEC, Paris, France, in 1999.

He is currently a Principal Scientist in the Power Electronics Group at ABB Switzerland, Ltd. Zurich, Switzerland. His main research interests include non-

linear control design, passivity based control, control of switching power converters, active filters, inverters, electrical drives, and renewable energy systems.